Low-power subsampling all-digital clock and data recovery techniques for multi-gigabit passive optical networks by Verbeke, Marijn


Onderbemonsterende technieken met laag vermogen
voor een volledig gedigitaliseerde klok-en-data-extractie
in multigigabit passieve optische netwerken
Low-Power Subsampling All-Digital Clock and Data Recovery Techniques
for Multi-Gigabit Passive Optical Networks
Marijn Verbeke
Promotoren: prof. dr. ir. G. Torfs, prof. dr. ir. P. Rombouts
Proefschrift ingediend tot het behalen van de graad van
Doctor in de ingenieurswetenschappen: elektrotechniek
Vakgroep Informatietechnologie
Voorzitter: prof. dr. ir. B. Dhoedt
Faculteit Ingenieurswetenschappen en Architectuur
Academiejaar 2017 - 2018
ISBN 978-94-6355-088-8
NUR 959
Wettelijk depot: D/2018/10.500/6


Ghent University
Faculty of Engineering and Architecture
Department of Information Technology
iGent Tower, Tech Lane Ghent Science Park 15,
B-9052 Ghent, Belgium
Tel.: +32 9 264 33 40
Low-Power Subsampling All-Digital Clock and Data Recovery
Techniques for Multi-Gigabit Passive Optical Networks
Marijn Verbeke
Members of the examination board:
Prof. dr. ir. Patrick De Baets (Chairman) Ghent University
Prof. dr. ir. Guy Torfs (Supervisor) Ghent University
Prof. dr. ir. Pieter Rombouts (Supervisor) Ghent University
Prof. dr. ir. Bart Kuyken Ghent University
Prof. dr. ir. Mia Loccufier Ghent University
Prof. dr. ir. Xin Yin Ghent University
Prof. dr. ir. Marian Verhelst KU Leuven
Prof. dr. ir. Piet Wambacq Vrije Universiteit Brussel
Dissertation submitted to obtain the degree of
Doctor of Electrical Engineering
Academic year 2017-2018
This work was supported by
The Agency for Innovation by Science and Technology in Flanders (IWT).

Dankwoord
Beste vrienden en familie,
Beste collega’s en professoren,
Na vier jaar doctoreren, sta ik hier nu met mijn “boek” in mijn handen.
Wanneer ik terugblik op die vier jaar, kan ik alleen maar zeggen dat de tijd
razendsnel voorbij is gevlogen. Dit komt dankzij mijn toffe collega’s en de
geweldige sfeer die er heerst in het ‘design’-labo, waar ik mijn onderzoek
heb gedaan. In het bijzonder wil ik Michael, Manolo, Haolin, Joris, Han-
nes en Hubert bedanken voor de vele gezellige koffie-/chocomelkpauzes.
Ik denk nu al met heimwee terug aan de lekkere worstenbroodjes (en ander
gezond eten), spelletjes- en filmavonden en natuurlijk het zotte vrijgezel-
lenweekend.
De hoofdreden waarom ik besloot om te doctoreren, is omdat ik in de eerste
plaats mijn kennis over elektronica en chipontwerp wou uitbreiden. Dank-
zij de professionele begeleiding van mijn promotoren Guy en Pieter, heb
ik het gevoel dat ik die doelstelling meer dan bereikt hebt. Onze weke-
lijkse meetings – waarbij naast de technische aspecten ook even tijd was
voor small talk en andere interessante levenslessen – en de mogelijkheid
dat ik altijd kon binnenspringen, wanneer ik ergens vast zat, waren hierbij
onmisbaar. De interne reviewprocessen voor publicaties waren bovendien
zeer grondig en intensief, maar het resultaat loonde. Bijgevolg, heb ik dan
ook het gevoel dat ik het winnende lot heb getrokken met jullie als mijn
promotoren.
Ik wil graag ook Johan en Scott bedanken om mij bij de INTEC design
groep te laten beginnen, voor de leiding van het labo en de aangeboden
hulp. Ook de oude vakgroepvoorzitter em. prof. dr. ir. Danie¨l De Zutter en
de nieuwe vakgroepvoorzitter prof. dr. ir. Bart Dhoedt wens ik te bedan-
ken voor de aangeboden faciliteiten en voor de verzorgde omkadering die
voorzien werd in de vakgroep.
xHierbij wil ik ook Arno bedanken om steeds zijn kennis en ervaring over
clock and data recovery en digitaal ontwerp met mij te delen. Jean, be-
dankt voor de nodige technische ondersteuning en Mike voor de onmisbare
administratieve hulp.
Naast het ‘harde’ werk is natuurlijk ook veel te beleven en ik ben dan ook
gelukkig om dit met een fantastische vriendkring te delen. Aan mijn vrien-
den van het middelbaar Bert, Bruno, Eva, Jochen, Jonas, Stefanie en Ward,
dank jullie om ondertussen al meer dan 10 jaar deel uit te maken van mijn
leven. Frederick, Lien, Michiel, dank jullie voor de maandelijkse gezellige
rendez-vous. Mijn vrienden van de elektrotechniek Dries, Michae¨l, Sander,
Stan, Bernard, Jens, Jeroen, Matthias, Thibault, Tim en Willeke, wens ik
graag te bedanken voor de vele leuke en grappige momenten tijdens onze
drukke studietijd aan de universiteit. Ondanks onze drukke agenda’s, pro-
beren we nog steeds contact te houden met elkaar. En dankjewel aan de
Boombalvrienden, met in het bijzonder Ester, David, Mieke en Martijn,
voor het vele dansplezier en het gezellig samenzijn.
Uiteraard wil ik graag mijn ouders en mijn zus bedanken. Papa, bedankt
om mij te leren klussen en mij steeds met mijn beide voeten op de grond
te houden. Mama, dank je voor al je liefde, zorg en ingebouwd stemmetje
dat alarm slaat bij enige mogelijke dreiging. Bedankt dat jullie er altijd
voor mij zijn en voor alles dat jullie voor mij doen en gedaan hebben. Ik
weet dat ik voor goed advies steeds bij jullie terecht kan. Graag wil ik ook
mijn geduchte tegenstander in karate en in het opnoemen van filmquotes
bedanken en die ik met veel trots mijn zus mag noemen. Dankjewel Eef
voor alle gezellige studie-uren aan de keukentafel en zoveel meer.
Het laatste bedankje gaat naar mijn lieve vriendin Jolien. Op het moment
dat we nog maar net samen waren, was mijn meest stressvolle tape-out
dichtbij. Dank je om toen reeds te tonen dat ik op jouw steun kon rekenen
en mij te motiveren om door te gaan. Bedankt om steeds mijn out-of-bed
look op punt te stellen wanneer ik naar het werk vertrek en ook om me
steeds naar huis te lokken met je lekkere kookkunsten. Ik vind het nog
steeds ongelooflijk dat iemand die toch ‘een beetje’ chaotisch is, zo een
grote houvast kan zijn in mijn leven.
Gent, Januari 2018
Marijn Verbeke
Table of Contents
Dankwoord ix
Nederlandstalige Samenvatting xxix
English Summary xxxiii
List of Publications xxxvii
I Introduction to Internet Communication and CDRs 1
1 Introduction 3
1.1 Evolution of Data Consumption . . . . . . . . . . . . . . 3
1.1.1 Internet Traffic . . . . . . . . . . . . . . . . . . . 3
1.1.2 Power Consumption . . . . . . . . . . . . . . . . 7
1.2 Networks Today . . . . . . . . . . . . . . . . . . . . . . . 8
1.2.1 Optical Access Networks . . . . . . . . . . . . . . 9
1.2.2 Passive Optical Network . . . . . . . . . . . . . . 10
1.2.3 Optical Receiver . . . . . . . . . . . . . . . . . . 14
1.3 Objective of this Work . . . . . . . . . . . . . . . . . . . 15
1.4 Overview of the Dissertation . . . . . . . . . . . . . . . . 16
2 Multi-Gigabit Clock and Data Recovery 21
2.1 Introduction to CDRs . . . . . . . . . . . . . . . . . . . . 21
2.2 Jitter and Wander . . . . . . . . . . . . . . . . . . . . . . 23
2.2.1 Jitter Specifications . . . . . . . . . . . . . . . . . 24
2.3 CDR Types . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.3.1 Oversampling without Feedback Phase Tracking . 27
2.3.2 Phase Alignment without Feedback Phase Tracking 28
2.3.3 Feedback Phase Tracking . . . . . . . . . . . . . . 29
2.4 PLL-Based CDR Structure . . . . . . . . . . . . . . . . . 30
xii
2.5 Evolution to Digital CDR . . . . . . . . . . . . . . . . . . 32
2.5.1 All-Digital CDR Structure . . . . . . . . . . . . . 32
2.5.2 Advantages . . . . . . . . . . . . . . . . . . . . . 33
2.5.3 Challenges . . . . . . . . . . . . . . . . . . . . . 35
2.6 Next-Generation (All-Digital) Clock and Data Recovery . 37
II Analysis, Design and Implementation 45
3 Clock and Data Recovery Analysis 47
3.1 CDR Phase Domain Model . . . . . . . . . . . . . . . . . 47
3.2 Describing Functions: Pseudo-Linear Model . . . . . . . . 51
3.2.1 Random-Input Describing Function . . . . . . . . 51
3.2.2 Limit Cycles . . . . . . . . . . . . . . . . . . . . 53
3.2.3 Gaussian-plus-Sinusoid-Input Describing Function 54
3.3 Stability in Charge Pump CDRs . . . . . . . . . . . . . . 56
3.3.1 System Relations . . . . . . . . . . . . . . . . . . 57
3.3.2 Algorithm . . . . . . . . . . . . . . . . . . . . . . 59
3.3.3 Application of the Algorithm . . . . . . . . . . . . 60
3.3.4 Simulation Results . . . . . . . . . . . . . . . . . 61
3.3.5 Influence of the CDR Design Parameters . . . . . 64
3.3.6 Further Analytical Approximations . . . . . . . . 68
3.4 Jitter Analysis in Charge Pump CDRs . . . . . . . . . . . 71
3.4.1 Jitter Transfer and Jitter Generation . . . . . . . . 72
3.4.2 Jitter Tolerance . . . . . . . . . . . . . . . . . . . 73
3.5 AD-CDR Phase Domain Jitter Analysis . . . . . . . . . . 76
3.5.1 Sampled-Data Mixed-Signal AD-CDR Model . . . 76
3.5.2 Aliasing . . . . . . . . . . . . . . . . . . . . . . . 77
3.5.3 Discrete-Time Multi-Rate Modeling of AD-CDR . 79
3.5.4 LTV Analysis of Subsampled AD-CDR . . . . . . 82
3.6 CID in Subsampled AD-CDR . . . . . . . . . . . . . . . 83
3.6.1 Idle Time . . . . . . . . . . . . . . . . . . . . . . 83
3.6.2 Phase Drift . . . . . . . . . . . . . . . . . . . . . 85
3.7 Simulations of Subsampled AD-CDR . . . . . . . . . . . 85
3.7.1 Model . . . . . . . . . . . . . . . . . . . . . . . . 85
3.7.2 Phase Noise Simulations . . . . . . . . . . . . . . 89
3.7.3 Robustness Against CID . . . . . . . . . . . . . . 89
3.8 Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . 92
xiii
4 AD-CDR Architecture and Design 97
4.1 System Architecture . . . . . . . . . . . . . . . . . . . . . 97
4.2 Bang-Bang Phase Detector . . . . . . . . . . . . . . . . . 98
4.2.1 Comparison of Alexander and Inverse Alexander PD 99
4.2.2 PD Characteristics . . . . . . . . . . . . . . . . . 101
4.2.3 Performance . . . . . . . . . . . . . . . . . . . . 104
4.3 Digitally Controlled Oscillator . . . . . . . . . . . . . . . 106
4.4 Digital Loop Filter . . . . . . . . . . . . . . . . . . . . . 108
4.5 Subsampling . . . . . . . . . . . . . . . . . . . . . . . . 109
4.6 Discussion . . . . . . . . . . . . . . . . . . . . . . . . . . 110
5 Circuit Implementation 113
5.1 Top-Level Implementation . . . . . . . . . . . . . . . . . 113
5.2 BB-PD and Subsampling . . . . . . . . . . . . . . . . . . 115
5.2.1 Sampler . . . . . . . . . . . . . . . . . . . . . . . 115
5.2.2 Retiming . . . . . . . . . . . . . . . . . . . . . . 115
5.2.3 Subsampling . . . . . . . . . . . . . . . . . . . . 120
5.2.4 Digital Phase Detection Logic . . . . . . . . . . . 120
5.3 Digital Loop Filter . . . . . . . . . . . . . . . . . . . . . 120
5.4 Digitally Controlled Oscillator . . . . . . . . . . . . . . . 123
5.5 Calibration of the DCO . . . . . . . . . . . . . . . . . . . 124
5.6 AD-CDR ASIC Layout . . . . . . . . . . . . . . . . . . . 124
III Results and Conclusions 129
6 Experimental Results 131
6.1 Measurement Setups . . . . . . . . . . . . . . . . . . . . 131
6.1.1 Electrical Test Setup . . . . . . . . . . . . . . . . 133
6.1.2 Optical Test Setup . . . . . . . . . . . . . . . . . 134
6.2 Electrical Tests in Continuous Mode . . . . . . . . . . . . 136
6.2.1 Functional Tests . . . . . . . . . . . . . . . . . . 136
6.2.2 Digitally Controlled Oscillator Operation . . . . . 136
6.2.3 Phase Detector Operation . . . . . . . . . . . . . 139
6.2.4 Comparison Conventional and Inverse Alexander PD 140
6.2.5 All-Digital Clock and Data Recovery Operation . . 142
6.2.6 Describing Function Stability Verification . . . . . 148
6.3 Electrical Setup Tests in Burst Mode . . . . . . . . . . . . 150
6.3.1 Frame Structure . . . . . . . . . . . . . . . . . . . 150
6.3.2 Settling Time . . . . . . . . . . . . . . . . . . . . 153
xiv
6.4 Optical Setup Tests in Continuous Mode . . . . . . . . . 154
6.4.1 Functional Tests . . . . . . . . . . . . . . . . . . 154
6.4.2 Phase Noise . . . . . . . . . . . . . . . . . . . . . 154
6.4.3 Input Sensitivity . . . . . . . . . . . . . . . . . . 157
6.5 Optical Link Tests in Burst Mode . . . . . . . . . . . . . 157
7 Conclusion and Future Work 163
7.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . 163
7.2 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . 165
7.2.1 Possible Improvements . . . . . . . . . . . . . . . 165
7.2.2 Additional Functionalities . . . . . . . . . . . . . 166
7.2.3 Higher Data Rates . . . . . . . . . . . . . . . . . 166
IV Appendix 171
A LTV Analysis Calculations 173
List of Figures
1.1 The number of internet users from 2001 until 2017 [3]. . . 4
1.2 The future global internet traffic by application [2]. . . . . 4
1.3 The evolution of the Netflix subscribers [4]. . . . . . . . . 6
1.4 The current and future video requirements [2]. . . . . . . . 6
1.5 The evolution of Facebook platform Medium Attachment
Units (MAUs) [4]. . . . . . . . . . . . . . . . . . . . . . . 7
1.6 The Compound Annual Growth Rate (CAGR) of the elec-
tricity consumption in ICT compared to the total worldwide
electricity consumption. Networks is the fastest growing
category [12]. . . . . . . . . . . . . . . . . . . . . . . . . 8
1.7 The modern telecommunication network hierarchy [14]. . 9
1.8 A Passive Optical Network [14]. . . . . . . . . . . . . . . 12
1.9 The communication in PON: (a) downstream and (b) up-
stream. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
1.10 A block diagram of an optical receiver. . . . . . . . . . . . 14
2.1 An eye diagram at the input of the decision circuit with ISI,
noise and jitter. . . . . . . . . . . . . . . . . . . . . . . . 22
2.2 A basic block diagram of a Clock and Data Recovery circuit. 24
2.3 Jitter: unwanted phase variations of a signal. . . . . . . . . 25
2.4 The jitter tolerance mask for SDH STM-256 [9]. . . . . . . 27
2.5 A block diagram of a PLL-based CDR circuit. . . . . . . . 31
2.6 A charge pump PLL-based CDR circuit. . . . . . . . . . . 31
2.7 An All-Digital CDR. . . . . . . . . . . . . . . . . . . . . 33
2.8 The proposed next-generation All-Digital CDR. . . . . . . 37
3.1 A charge pump Phase Locked Loop-based Clock and Data
Recovery circuit. . . . . . . . . . . . . . . . . . . . . . . 49
3.2 The behavioral model of a CDR with a BB-PD. . . . . . . 49
xvi
3.3 A time domain example of the describing function model
for a non-linearity. (a) The characteristic of a comparator
(a non-linearity). (b) The describing function characteristic
according to the original approach in [8]. (c) The definition
of the linearization error φq, which is included in [2] and in
our pseudo-linear analysis. . . . . . . . . . . . . . . . . . 52
3.4 The RIDF model of a CDR with a BB-PD. . . . . . . . . . 53
3.5 The GSIDF model of the non-linearity of a BB-PD. . . . . 54
3.6 Ks according to Eq. (3.15) as a function of the amplitude
Ae and the RMS jitter σe at the input of the non-linearity.
(α = 0.5) . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
3.7 The GSIDF model of a CDR with a BB-PD for (a) the sinu-
soidal component and (b) the random Gaussian component
(identical to the RIDF model in Fig. 3.4). . . . . . . . . . 57
3.8 The altered GSIDF model of a CDR with a BB-PD for
the random Gaussian component (equivalent to the RIDF
model in Fig. 3.4). . . . . . . . . . . . . . . . . . . . . . . 59
3.9 The limit cycle amplitude Ae as a function of the RMS in-
put jitter σin. The simulation results where performed with:
fdata = 10 GHz, ωz = 2pi · 300 kHz, ω0 = 2pi · 3 MHz,
ωp = 2pi · 30 MHz and Td = 3 ns. . . . . . . . . . . . . . . 61
3.10 The power spectrum Sφout of the same CDR as in Fig. 3.9
for an input noise level σin =
√
2 · σin,th. . . . . . . . . . . 62
3.11 The power spectrum Sφout of the same Clock and Data Re-
covery (CDR) as in Fig. 3.9 for an input noise level σin
= σin,th√
2
. The simulation results are compared to the pre-
diction where the CDR does not contain any limit cycles:
i.e. the RIDF and to the prediction where a limit cycle is
present in the CDR: i.e. the GSIDF. . . . . . . . . . . . . 62
3.12 The power spectrum Sφout of the same CDR as in Fig. 3.9
for an input noise level σin = σin,th. . . . . . . . . . . . . 63
3.13 The worst-case limit cycle amplitude Ae,max as a function
of the gain ω0 for different pole frequencies ωp and delays
Td. The corresponding calculated results (solid lines) and
simulation results (markers) are represented with the same
color. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
xvii
3.14 The threshold RMS input jitter σin,th as a function of the
gain ω0 for different pole frequencies ωp and delays Td.
The corresponding calculated results (solid lines) and sim-
ulation results (markers) are represented with the same color. 67
3.15 A scatter plot of simulated Ae,max as a function of the ap-
proximation according to Eq. (3.27) for different values of
ω0, ωp, Td and α. . . . . . . . . . . . . . . . . . . . . . . 70
3.16 A scatter plot of simulated σin,th as a function of the ap-
proximation according to Eq. (3.31) for different values of
ω0, ωp, Td and α. . . . . . . . . . . . . . . . . . . . . . . 70
3.17 The GSIDF model of a CDR with a BB-PD for the jitter
tolerance measurements with the block diagram for (a) the
sinusoidal component and (b) the random Gaussian com-
ponent (identical to the RIDF model in Fig. 3.4). . . . . . 74
3.18 A block diagram of the proposed next-generation All-Digital
CDR. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
3.19 Behavioral models of the proposed AD-CDR: (a) sampled-
data (mixed-type) discrete/continuous-time model. (b) discrete-
time multirate model. . . . . . . . . . . . . . . . . . . . . 78
3.20 The phase noise through the AD-CDR: a transformed phase
domain model of the input branch . . . . . . . . . . . . . 79
3.21 The simulation model of the proposed AD-CDR. The red
and green color indicate the fdata-rate and fdig-rate opera-
tion, respectively. . . . . . . . . . . . . . . . . . . . . . . 87
3.22 Details of the simulation model of the proposed AD-CDR
in Fig. 3.21 with (a) the BB-PD building block and (b) the
DLF building block. The red and green color indicate the
fdata-rate and fdig-rate operation, respectively. . . . . . . 88
3.23 Phase noise simulations with the different noise contribu-
tions derived from the LTV analysis with subsample fac-
tors: (a) N = 16 and (b) N = 32. . . . . . . . . . . . . . 90
3.24 An example of the simulation results for the case where the
subsampled PD output consists of l = 100 idle values (= 64
ns idle time ) . . . . . . . . . . . . . . . . . . . . . . . . 91
4.1 The system diagram of the AD-CDR. . . . . . . . . . . . 98
4.2 (a) The conventional Alexander PD and (b) the Inverse Alexan-
der PD circuit. . . . . . . . . . . . . . . . . . . . . . . . . 100
xviii
4.3 Waveforms for the locking behavior of the Alexander PD :
(a) Ideal locking condition with phase difference ∆φ = 0.5
UI; (b) Early condition; (c) Late condition. . . . . . . . . . 100
4.4 Waveforms for the locking behavior of the Inverse Alexan-
der PD : (a) Ideal locking condition with phase difference
∆φ = 0 UI; (b) Early condition; (c) Late condition. . . . . 101
4.5 Simplified (single pulse) PD output characteristics at full
rate operation for the case of ideal waveforms: (a) the Alexan-
der PD , (b) the Inverse Alexander. . . . . . . . . . . . . . 102
4.6 Simplified (single pulse) PD output characteristics at full
rate operation for the case of duty-cycle distortion: (a) the
Alexander PD and (b) the Inverse Alexander PD. . . . . . 102
4.7 PD waveforms for data with duty-cycle distortion corre-
sponding to the anomalous cases (a) Alexander Early im-
mediately followed by Late (most relevant for conventional
Alexander), and (b) Simultaneous Early and Late (most rel-
evant for Inverse Alexander). . . . . . . . . . . . . . . . . 103
4.8 Simplified (single pulse) PD output characteristics at sub-
sampled rate operation: (a) the Alexander PD for the case
of duty-cycle distortion and (b) the Inverse Alexander PD
for the case of duty-cycle distortion. . . . . . . . . . . . . 104
4.9 Simulink simulations of the locking behavior in the case
of a pronounced duty-cycle distortion with (a) the eye dia-
gram of input data, (b) the persistence view of the recovered
clock of a CDR with a conventional Phase Detector, and (c)
the persistence view of the recovered clock of a CDR with
an Inverse Alexander Phase Detector. . . . . . . . . . . . 105
4.10 The BER performance: (a) no subsampling; (b) subsample
factor = 4. . . . . . . . . . . . . . . . . . . . . . . . . . . 107
4.11 Waveforms of a ‘1010’ data sequence and the 8 clock phases
when the AD-CDR is Early. The red clock phases corre-
spond to edge-related samples and the black to data-related
samples (as in Fig. 4.4). . . . . . . . . . . . . . . . . . . . 108
5.1 The block diagram of AD-CDR implementation (speeds are in-
dicated for 25 Gb/s operation). Red is used for edge-related
samples and black for data-related samples (as in Fig. 4.4). 114
xix
5.2 A detail of the full custom part of the BB-PD & Subsam-
pling, which contains 6 samplers, a retiming block and a
subsampling block (speeds are indicated for 25 Gb/s oper-
ation). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
5.3 The sampler circuit: sense amplifier flip-flop with a fast
sense amplifier input and a slower regenerative latch. . . . 117
5.4 The retiming circuit consisting of an array of retiming type
I (postive edge triggered) flip-flops and an array of type II
(negative edge triggered) flip-flops. Red is used for edge-
related samples and black for data-related samples (as in
Fig. 4.4). . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
5.5 The flip-flops used in the retiming circuit: (a) type I (posi-
tive edge triggered) dynamic flip-flop and (b) type II (neg-
ative edge triggered) dynamic flip-flop. . . . . . . . . . . . 119
5.6 The subsampling circuit. . . . . . . . . . . . . . . . . . . 120
5.7 The digital phase detection logic. . . . . . . . . . . . . . . 121
5.8 The digital loop filter implementation. . . . . . . . . . . . 122
5.9 The DCO structure: (a) ring oscillator and (b) delay cell. . 123
5.10 The complete AD-CDR ASIC: (a) the drawn layout, (b) a
photo of manufactured ASIC and (c) the legend. . . . . . . 125
5.11 A photo of the fabricated AD-CDR-core together with an
annotated layout view. . . . . . . . . . . . . . . . . . . . 126
6.1 The AD-CDR testboard. . . . . . . . . . . . . . . . . . . 132
6.2 A photo of the implemented chip wire bonded on a high-
speed PCB. . . . . . . . . . . . . . . . . . . . . . . . . . 132
6.3 The electrical test setup with AD-CDR. . . . . . . . . . . 133
6.4 The optical test setup with AD-CDR. . . . . . . . . . . . . 135
6.5 The free running frequency of the DCO with (a) an overview
the complete frequency range and (b) a detail around 6.25 GHz.137
6.6 The gain of the DCO Kdco at 6.25 GHz. . . . . . . . . . . 138
6.7 The supply sensitivity at 6.25 GHz. . . . . . . . . . . . . 139
6.8 The sensitivity of the PD with a PRBS7 input data at 25 Gb/s.140
6.9 The measured BER for the conventional and the Inverse
Alexander phase detector with a PRBS7 input data sequence
at 25 Gb/s: (a) with a subsample factor N = 16 and (b)
with a subsample factor N = 32. (Digital Loop Filter set-
tings: Kp = 5 and Ki = 2−7). . . . . . . . . . . . . . . . 141
xx
6.10 The phase noise of the recovered clock with a PRBS31 in-
put data sequence at 25 Gb/s: Comparison between Alexan-
der and Inverse Alexander PD for different subsample fac-
tors (i.e. N = 16 and N = 32). (Digital Loop Filter
settings: Kp = 5 and Ki = 2−7). . . . . . . . . . . . . . . 142
6.11 The phase noise of the recovered clock with a PRBS31 in-
put data sequence at 25 Gb/s: Sweep Kp. . . . . . . . . . 143
6.12 The comparison of the measured phase noise of the re-
covered clock with the simulated and calculated result of
Section 3.7.2. (Digital Loop Filter settings: Kp = 5 and
Ki = 2
−7). . . . . . . . . . . . . . . . . . . . . . . . . . 144
6.13 Persistence plots of (a) the recovered (differential) clock
(jitter< 1.5 psrms) and (b) the recovered data (jitter≈ 3.71 psrms).
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
6.14 The jitter tolerance with a PRBS7 input data sequence at
25 Gb/s: (a) Sweep Kp and (b) Sweep Ki. . . . . . . . . 146
6.15 A packet in electrical burst mode measurements with a short
gap (10.25 ns). . . . . . . . . . . . . . . . . . . . . . . . 151
6.16 A packet in electrical burst mode measurements with a long
gap (41 ns). . . . . . . . . . . . . . . . . . . . . . . . . . 151
6.17 The frame structure: the outputs will stay either low or high
during the preamble time when the CDR is settled. . . . . 152
6.18 A captured 6.25 Gb/s output stream in electrical burst mode
measurements. . . . . . . . . . . . . . . . . . . . . . . . 152
6.19 The AD-CDR is always in lock after 35 ns for 2 million
packets with setting Kp = 7 and Ki = 2-9. . . . . . . . . . 153
6.20 The eye diagram of the input signal of the CDR (PRBS9 @
25 Gb/s). . . . . . . . . . . . . . . . . . . . . . . . . . . 154
6.21 The eye diagram of one of the quarter-rate outputs of the
CDR (@ 6.25 Gb/s). . . . . . . . . . . . . . . . . . . . . 155
6.22 The phase noise of the quarter-rate recovered clock of the
AD-CDR for a PRBS9 input data sequence at 25 Gb/s (Kp =
5, Ki = 2−7). . . . . . . . . . . . . . . . . . . . . . . . . 156
6.23 The BER as a function of the voltage swing at the input of
the AD-CDR. . . . . . . . . . . . . . . . . . . . . . . . . 156
6.24 A packet in optical burst mode measurements with a short
gap (10.25 ns). . . . . . . . . . . . . . . . . . . . . . . . 158
6.25 A packet in optical burst mode measurements with a long
gap (41 ns). . . . . . . . . . . . . . . . . . . . . . . . . . 158
xxi
6.26 A captured 6.25 Gb/s output stream in optical burst mode
measurements. . . . . . . . . . . . . . . . . . . . . . . . 159
6.27 The AD-CDR is always in lock after 37.5 ns for 2 million
packets with setting Kp = 5 and Ki = 2-7. . . . . . . . . . 159

List of Tables
1.1 An Italian network forecast (2015-2020): device density
and energy requirements in the Business-As-Usual (BAU)
case [15]. . . . . . . . . . . . . . . . . . . . . . . . . . . 10
1.2 The advantages of optical fiber [16]. . . . . . . . . . . . . 11
3.1 The model parameters of the complete linearized discrete-
time multirate AD-CDR model shown in Fig. 3.19(b). . . . 81
5.1 The device sizes of the sense amplifier flip-flop shown in
Fig. 5.3 . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
5.2 The device sizes of the dynamic flip-flops shown in Fig. 5.5. 119
6.1 The comparison of digital CDRs. . . . . . . . . . . . . . . 147

Glossary
A
AD-CDR All-Digital Clock and Data Recovery
AD-PLL All-Digital Phase Locked Loop
ASIC Application Specific Integrated Circuit
B
BAU Business-As-Usual
BB-PD Bang-Bang Phase Detector
BER Bit-Error Rate
BiPON Bit-interleaving PON
BM-Rx Burst Mode Receiver
C
CAGR Compound Annual Growth Rate
CBI Cascaded BiPON
CDR Clock and Data Recovery
CID Consecutive Identical Digits
D
DCO Digitally Controlled Oscillator
DLF Digital Loop Filter
DLL Delay Locked Loop
xxvi
DPRBS Differentiated Pseudo Random Bit Sequence
DUT Device Under Test
F
FTTC Fibre-To-The-Curb
FTTH Fibre-To-The-Home
FTTP Fiber-To-The-Premises
G
GSIDF Gaussian-plus-Sinusoid-Input Describing Func-
tion
GVCO Gated Voltage Controlled Oscillator
I
ICT Information and Communications Technology
IL Injection Locked
ISI InterSymbol Interference
ITU-T International Telecommunications Union,
Telecommunication Standardization Sector
L
LSB Least Significant Bit
LTI Linear Time-Invariant
LTV Linear Time-Variant
M
MAUs Medium Attachment Units
MZM Mach-Zehnder Modulator
xxvii
N
NG-EPON Next-Generation Ethernet PON
NRZ Non-Return-to-Zero
O
OLT Optical Line Terminal
ONU Optical Network Unit
P
PAM-4 4-level Pulse- Amplitude Modulation
PCB Printed Circuit Board
PD Phase Detector
PI Phase Interpolator
PLL Phase Locked Loop
PON Passive Optical Network
PRBS Pseudo Random Bit Sequence
R
RIDF Random-Input Describing Function
S
SDH Synchronous Digital Hierarchy
SIDF Sinusoidal-Input Describing Function
SNR Signal-to-Noise Ratio
STM Synchronous Transport Module
T
xxviii
TDC Time-to-Digital Converter
TIA TransImpedance Amplifier
U
UHD Ultra-High-Definition
UI Unit Interval
V
VCO Voltage Controlled Oscillator
Z
ZOH Zero-Order Hold
Nederlandstalige Samenvatting
–Dutch Summary–
De laatste jaren is het dataverkeer exponentieel gestegen en er wordt voor-
speld dat het einde van deze groei nog steeds niet in zicht is. Door een stij-
gend aanbod aan nieuwe online toepassingen, binnen sectoren zoals amuse-
ment, handel, industrie en gezondheidszorg vraagt men steeds meer band-
breedte en stelt men steeds hogere eisen aan de kwaliteit van de netwerk- en
ICT-infrastructuur. Vooral de explosieve groei van online video en cloud-
diensten vereist hogere datasnelheden.
In de huidige internetarchitectuur zijn eindgebruikers verbonden met het
openbare netwerk via het toegangsnetwerk van de lokale internetaanbie-
der. Tegenwoordig worden er nieuwe passieve optische netwerken (PONs)
toegepast. Door gebruik te maken van optische vezels kan men veel ho-
gere datasnelheden aanbieden en dit voor een fractie van het vermogenver-
bruik. Desondanks heeft onderzoek aangetoond dat het vermogenverbruik
van communicatienetwerken een significant en groeiend deel van het totale
globale vermogenverbruik inneemt. Meer en meer wordt men er zich nu
van bewust dat dit een negatieve impact op het milieu heeft.
Dit heeft geleid tot de oprichting van het GreenTouch consortium in 2010.
Deze instantie concentreert zich vooral op de vraag naar de stijgende data-
snelheden, maar besteedt tevens ook aandacht aan de ecologische en econo-
mische impact ervan. De missie bestaat erin om aan te tonen dat de energie-
efficie¨ntie van communicatienetwerken kan worden geoptimaliseerd met
een factor 1000× tegen 2020, in vergelijking met het door GreenTouch
gedefinieerd referentienetwerk dat opgebouwd werd met de meest energie-
efficie¨nte apparatuur die in 2010 beschikbaar was.
Een belangrijke component van een optische ontvanger in een passief op-
tisch toegangsnetwerk zijn klok-en-data-extractie (CDR) schakelingen. Deze
CDR-schakelingen worden momenteel geı¨mplementeerd met omvangrijke
en vermogensinefficie¨nte bouwblokken en hebben dus veel ruimte voor ver-
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betering. In dit proefschrift wordt het onderzoek over onderbemonsterende
technieken met laag vermogen voor een volledig gedigitaliseerde klok-en-
data-extractie uiteengezet. Deze technieken vormen een antwoord op de
verschillende uitdagingen waarmee de volgende generatie netwerken zul-
len geconfronteerd worden. Om deze technieken en stelling te staven,
werd een prototype van een volledig gedigitaliseerde 25 Gb/s klok-en-
data-extractie (AD-CDR) schakeling geı¨mplementeerd in een geavanceerde
CMOS-technologie (40 nm).
Dankzij de digitale architectuur kon de actieve chip-oppervlakte zeer com-
pact gehouden worden. De oppervlakte bedraagt slechts 0.050 mm2, wat
beduidend lager is dan in andere vergelijkbare onderzoeken. De vermo-
genefficie¨ntie van de kern van de CDR is 1.8 pJ/b, wat ook beter is dan de
allernieuwste CDR-systemen. Bovendien is de AD-CDR uitermate aanpas-
baar: de karakteristieken van het lusfilter kunnen aangepast worden om aan
meerdere jitter tolerantie specificaties te voldoen. Daarnaast kan het wer-
kingsgebied aangepast worden van 12.5 Gb/s tot 25 Gb/s. Dit is het groot-
ste werkingsgebied van elke digitale CDR dat geen gebruik maakt van een
hoogkwalitatieve, multi-gigahertz referentieklok. Vanwege het daadwerke-
lijke digitale karakter van de aanpasbaarheid van de frequentie, schaalt het
vermogenverbruik rechtevenredig met de datasnelheid. Hierdoor wordt een
uitstekende vermogenefficie¨ntie over het volledige werkingsgebied bereikt:
het vermogenverbruik is 46 mW aan 25 Gb/s, terwijl aan 12.5 Gb/s dit
slechts 23 mW is.
Bovendien is AD-CDR ook geschikt om pakketgebaseerde data te ontvan-
gen. De pakketgebaseerde operatie van de CDR wordt mogelijk gemaakt
doordat de frequentie constant blijft tussen de pakketten en doordat de lus-
filterparameters aangepast kunnen worden om een grotere bandbreedte te
bekomen. Deze eigenschappen zorgen ervoor dat men korte insteltijden
kan bereiken. Bijgevolg heeft de AD-CDR geen hoog-accurate referentie-
klok nodig en is er ook geen startsignaal nodig dat aangeeft wanneer de
pakketten ontvangen worden. De digitaalgestuurde oscillator (DCO) moet
enkel eenmalig gekalibreerd worden, zodat de oscillatiefrequentie de data-
snelheid benadert. De integratie van de CDR in een systeem wordt hierdoor
enorm vereenvoudigd.
Het proefschrift bevat zeven hoofdstukken en een appendix: Hoofdstuk 1
beschrijft de impact van de stijgende vraag naar hogere datasnelheden in
combinatie met een lager vermogenverbruik in de communicatienetwer-
ken. Vervolgens wordt de huidige kern-metro-toegangsnetwerkarchitectuur
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voorgesteld. Typische getallen tonen aan waarom het vermogenverbruik
van het toegangsnetwerk het leeuwendeel van het totale vermogenverbruik
voor zich neemt. Dit is vooral te wijten aan het enorm aantal apparaten
in het netwerk. In het toegangsnetwerk wordt o.a. de evolutie naar opti-
sche toegangsnetwerken en het concept van passieve optische netwerken
besproken.
Hoofdstuk 2 introduceert de CDR-schakelingen en accentueert het belang
van deze schakelingen. Aanvullend worden de performantiemaatstaven en
een beknopt overzicht van de verschillende CDR-types weergegeven. Er
wordt aangetoond dat een CDR gebaseerd op een fase vergrendelende lus
(PLL), het gunstigste type is voor de hogesnelheidoptische communicatie.
Hoewel dit type nog enkele minpunten heeft, kunnen ze weggewerkt wor-
den door de toepassing van digitale PLL-technieken. Maar in de praktijk
worden deze technieken zelden toegepast in een CDR, omdat enkele uit-
dagingen nog steeds verhinderen dat de digitale technieken hun volledige
potentieel kunnen bereiken. Deze uitdagingen worden in kaart gebracht
en mogelijke oplossingen worden voorgesteld. Dit zal uiteindelijk leiden
tot de volgende generatie van de hogesnelheids- en laagvermogen klok-
en-data-extractie die digitaal zal zijn of met andere woorden een volledig
gedigitaliseerde klok-en-data-extractie.
In Hoofdstuk 3 wordt de niet-lineaire werking van de CDR onderzocht door
gebruik te maken van beschrijvende functietechnieken in het fasedomein.
Ten eerste worden de stabiliteit en de faseruis van een analoge ladingspomp
CDR besproken. Vervolgens wordt het fasemodel uitgebreid om een repre-
sentatief model voor een volledig gedigitaliseerde klok-en-data-extractie
(AD-CDR) te vormen. Dit model laat toe om de totale faseruis en de ro-
buustheid tegen lange inactieve sequenties te onderzoeken. Ter afronding
van dit hoofdstuk worden de simulatieresultaten besproken.
Een overzicht van het ontwerp van de voorgestelde AD-CDR-schakeling
wordt weergegeven in Hoofdstuk 4. Het hoofdstuk start met de architectuur
van het systeem, waarbij vervolgens wordt overgegaan tot een diepgaande
studie van de belangrijkste bouwblokken. Hierbij hoort ook de uitgebreide
vergelijkende studie tussen de conventionele en de onlangs voorgestelde
Inverse Alexander fasedetector (PD).
Hoofdstuk 5 bespreekt de applicatie-specifieke geı¨ntegreerde schakeling
(ASIC) implementatie van een AD-CDR in een 40 nm laagvermogen CMOS
technologie. De beschrijving begint met de globale indeling en achtereen-
volgens wordt de implementatie van elk onderliggend bouwblok in detail
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besproken.
Om de correcte werking en het lage energieverbruik te demonstreren, wer-
den metingen uitgevoerd. Deze worden besproken in Hoofdstuk 6.
Het laatste hoofdstuk (Hoofdstuk 7) geeft een overzicht van de belangrijk-
ste conclusies van het uitgevoerde onderzoek weer.
Ten slotte zijn de berekeningen van de lineaire tijdsvariante (LTV) analyse
van het volledig gedigitaliseerde klok-en-data-extractie model in Appendix
A opgenomen.
English Summary
During the last couple of years, data traffic has been rising exponentially
and it is predicted that this growth is not going to end anytime soon. This
is due to new broadband applications in the field of entertainment, com-
merce, industry, health care and social interactions which demand increas-
ingly higher data rates and quality of the networks and Information and
Communications Technology (ICT) infrastructure. In addition, high defini-
tion video streaming and cloud services will continue to push the demand
for bandwidth.
In the current architecture of the internet, end-users connect to the public
network using the access network of an internet service provider. Today,
this access network uses Passive Optical Network (PON) technologies be-
cause optical fiber is highly energy efficient for high data rates. Still, re-
search has shown that the power consumption of communication networks
is taking up a significant and growing share of the total global power con-
sumption. Therefore, over the past few years, a stronger awareness has
risen with respect to this negative environmental impact of massive power
consumption in communication networks.
This has led to the foundation of the GreenTouch consortium in 2010,
which focuses on the problem of increasing data rates while reducing the
economical and environmental impact. Its mission is to show that the en-
ergy efficiency of communication networks could be improved by a fac-
tor of 1000× by 2020, compared to the GreenTouch-defined baseline net-
work which was built using the most energy efficient equipment available
in 2010.
An important part of an optical receiver in a PON access network are Clock
and Data Recovery (CDR) circuits. These CDR circuits are currently imple-
mented with bulky and power hungry analog sub-blocks and thus have a lot
of room for improvement. In this dissertation, low-power subsampling All-
Digital Clock and Data Recovery (AD-CDR) techniques are presented as an
answer to the various challenges next-generation networks are facing. To
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demonstrate this, a 25 Gb/s Phase Locked Loop (PLL)-based All-Digital
Clock and Data Recovery (AD-CDR) circuit prototype was implemented
in an advanced CMOS technology (40 nm).
Thanks to the highly digital architecture, the active die area is very compact
and only occupies 0.050 mm2 which is significantly smaller than compet-
ing work. The power efficiency of the CDR core is 1.8 pJ/b which is also
better than the state-of-the-art. Additionally, the All-Digital Clock and Data
Recovery (AD-CDR) is highly adaptable: i.e. the characteristics of the loop
filter can be tuned to satisfy multiple jitter tolerance specifications. More-
over, the operating range can be varied from 12.5 Gb/s to 25 Gb/s, which
is the broadest operating range of any digital CDR that does not use a high-
quality, multi-gigahertz reference clock. Due to the truly digital frequency
adaptable nature, the power consumption decreases linearly with the data
rate and hence an excellent power efficiency is maintained over the entire
operating range: e.g. at 25 Gb/s the power consumption is 46 mW while
at 12.5 Gb/s this is 23 mW.
Furthermore, the AD-CDR is also able to capture burst mode data. The
burst mode operation of the CDR is realized thanks to the lack of fre-
quency drift between bursts and the possibility to adapt the Digital Loop
Filter (DLF) parameters to obtain a large loop bandwidth. These features
enable short settling times. As a result, the AD-CDR does not require a
high-accuracy reference clock nor a start-of-burst signal. Only the Digi-
tally Controlled Oscillator (DCO) needs a 1-time only calibration to ensure
that its frequency is in the vicinity of the line rate. This significantly sim-
plifies the integration of the component in a system.
The dissertation is composed of seven chapters and one appendix: Chap-
ter 1 discusses the impact of increasing data rates and the desire to reduce
power consumption in communication networks. Subsequently, the current
core-metro-access architecture is presented and typical numbers are given
to show why the power consumption of the access tier constitutes the lion’s
share of the total power consumption due to the vast amount of devices in
the network. The access network is discussed, including the evolution to
all-optical access networks and the concept of PONs.
Chapter 2 introduces CDR circuits and highlights the importance of these
circuits. Additionally, the performance measures and a brief overview of
different CDR types are given. A PLL-based CDR proves to be the most
favorable type for high speed optical communication systems. Although
this type still has some drawbacks, they can be overcome by using digital
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PLL techniques. However, in practice these techniques are rarely imple-
mented in a CDR because there are still some challenges that prevent the
digital PLL techniques from reaching their full potential. These challenges
are identified and solutions are proposed. This leads to a next-generation of
high-speed and low-power Clock and Data Recovery circuits which will be
digital, i.e. an All-Digital Clock and Data Recovery (AD-CDR).
In Chapter 3, the non-linear operation of the CDR is investigated using
describing function techniques in the phase domain. First, the stability and
the phase noise are discussed for the case of an analog charge pump CDR.
Next, the phase domain model is extended to the case of the proposed AD-
CDR. The phase noise and the robustness against long idle sequences are
investigated. Finally, simulation results are discussed.
An overview of the design of the proposed AD-CDR circuit is given in
Chapter 4. It starts with the system architecture and is followed by an
in-depth discussion covering the most critical building blocks. This also
includes an elaborate comparison between the conventional and the newly
proposed Inverse Alexander Phase Detector (PD).
Chapter 5 discusses the implementation of an AD-CDR Application Spe-
cific Integrated Circuit (ASIC) in a 40 nm Low Power CMOS technology.
The top-down approach starts with the description of the top-level imple-
mentation. Subsequently, the implementation of each building block is cov-
ered in detail.
To demonstrate the correct operation and low power efficiency, measure-
ments were performed and are presented in Chapter 6.
The final chapter (Chapter 7) provides an overview of the foremost conclu-
sions of the presented research.
Finally, the calculations of the Linear Time-Variant (LTV) analysis of the
AD-CDR model are included in Appendix A.
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Part I
Introduction to Internet
Communication and CDRs

1
Introduction
1.1 Evolution of Data Consumption
1.1.1 Internet Traffic
In 1995, less than 1 % of the world population had an internet connection.
Since then the number of internet users has increased tremendously: from
1999 to 2013, the number of internet users increased tenfold and reached
the first billion of internet users in 2005. Today, there are over 3 billion
internet users (Fig. 1.1), which corresponds to around 40 % of the world
population [1].
Over the last decades, not only the number of internet users, but also the
data traffic, as well as the internet access speed have increased enormously
and are still growing. It is expected that the global average broadband
speed will nearly double from 2016 to 2021 (from 27.5 Mb/s to 53.0 Mb/s)
[2]. This broadband speed is a crucial enabler of internet traffic, because
broadband-speed improvements result in an increased consumption and the
use of high-bandwidth content and applications.
Fig. 1.2 shows a prediction of the evolution of the major applications of
future global internet traffic. The application that generates and will gen-
erate the most of global internet traffic is video. Video continues to be of
enormous demand in today’s home and this can be seen by observing the
evolution of the number of Netflix subscribers (Fig. 1.3). Also profound
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Figure 1.1: The number of internet users from 2001 until 2017 [3].
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Figure 1.2: The future global internet traffic by application [2].
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functionalities such as virtual reality, augmented reality, immersive video
and video surveillance are emerging. This traffic type is a high-bandwidth
consuming application and can cause significant new network design impli-
cations. For example, traffic associated with virtual and augmented reality
applications is anticipated grow 20-fold by 2021, while video surveillance
accounts will grow 15-fold by 2021 [2].
This growth in traffic is also more pronounced due to the significant band-
width demands of the video application requirements of the future such as
Ultra-High-Definition (UHD) streaming, 8K wall TV, UHD virtual reality.
In Fig. 1.4, a scenario with video applications of the future is explored:
today’s bandwidth needs are only a tiny piece of the future needs [2]. It
shows that the bit rate for a 8K wall TV at about 100 Mb/s is only one fifth
of the need for UHD virtual reality (VR). It is estimated that by 2021 more
than half (56 %) of the installed flat-panel TV sets will be UHD, compared
to 15 % in 2016 [2]. In total, the sum of all forms of IP video, which in-
cludes internet video, IP VoD, video files exchanged through file sharing,
video-streamed gaming, and video conferencing, will continue to be in the
range of 80 to 90 % of the total internet traffic [2].
Next to internet video, there are some emerging contributors of the future
data consumption (e.g. gaming, file sharing and web/data) that do not have
a big relative share of the future global internet traffic (Fig. 1.2). However,
the absolute value of internet traffic they produce is increasing rapidly.
For the case of internet gaming, the traffic will grow nearly tenfold between
2016 and 2021. Gaming on demand and streaming gaming platforms have
been in development for several years, with many newly released in the
last couple of years. While graphical processing is performed locally on
the gamer’s computer or console for traditional gaming, the game graphics
for cloud gaming are produced on a remote server and transmitted over the
network to the gamer. As cloud gaming becomes popular, gaming could
have an increasing impact on the futrure internet traffic [2].
As social networking is one of the most popular ways for online users to
spend their time, it is only natural that the number of social network users
is also increasing. Fig. 1.5 illustrates the spectacular augmentation in Face-
book platform medium attachment units for Instagram, Facebook, What-
sApp and Facebook Messenger since their launch. Despite Facebook be-
ing the absolute market leader in terms of medium attachment units, other
social networks have thrived nonetheless. Some social networks such as
LinkedIn have specialized in professional networking, whereas others such
as Chinese-language Qzone or Renren support huge local audiences [5].
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Currently, there are more than 1.6 billion social network users worldwide
(about 64 % of internet users) and these figures are expected to grow [5].
A wide selection of social networks also heavily relies on user-generated
content1, increasing the need for more bandwidth.
Facebook Platform MAUs, Global, Months Since Launch
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Figure 1.5: The evolution of Facebook platform Medium Attachment Units
(MAUs) [4].
1.1.2 Power Consumption
In this evolution of internet traffic, the cost and especially the power con-
sumption of the enabling electronic circuits are important aspects. The
global Information and Communications Technology (ICT) industry ac-
counts for approximately 2 % of global carbon dioxide (CO2) emissions,
which is the same figure for the global airline industry [6, 7]. Additionally,
with respect to the total worldwide electricity consumption, the relative
share of the ICT electricity consumption has increased from about 3.9 % in
2007 to 4.6 % in 2012 [7].
Fig. 1.6 highlights the importance of networks in the electricity consump-
tion of ICT: the total worldwide electricity consumption in communication
networks has increased from 219 TWh per year in 2007 to 354 TWh per
1Image-heavy Tumblr, Instagram and Pinterest are focused on content-creating.
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year in 2012 [8]. This corresponds to an annual growth of about 10 %.
When we compare this to the total worldwide electricity consumption [9],
we see that the share of networks is becoming increasingly important. Where
communication networks only consumed about 1.3 % of worldwide elec-
tricity in 2007, their relative contribution has increased to 1.8 % in 2012 [8].
The electricity consumption in communication networks is thus growing at
a faster pace (≈ 10 % in the interval 2007-2011) than the overall electricity
consumption ( ≈ 3 % in the interval 2007-2011) [10]. These results and
the fact that data rates and subscription numbers will most likely continue
to grow in the following years, make it both essential for the industry and
extremely challenging to cope with the increasing demand [11]. Therefore,
in recent years, the energy efficiency of communication networks has re-
ceived a lot of research attention: there are advances in circuit architecture,
interconnect topologies, and transistor scaling [11].
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Figure 1.6: The Compound Annual Growth Rate (CAGR) of the electricity
consumption in ICT compared to the total worldwide electricity consump-
tion. Networks is the fastest growing category [12].
1.2 Networks Today
Modern telecommunication networks are constructed as a three-level hier-
archical network (Fig. 1.7), where each level is called a tier [13]. Each tier
can roughly be identified with a geographical entity. The core tier, which
typically uses a mesh topology, is responsible for interconnecting conti-
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nents and countries, spanning distances ranging from hundreds to thou-
sands of kilometers.
Figure 1.7: The modern telecommunication network hierarchy [14].
The metro tier corresponds to a metropolitan area, and can roughly be seen
as the area a large city covers. Metro networks consist of a ring topology
interconnecting several central offices over tens to hundreds of kilometers.
The access tier is the lowest level and provides connectivity to the end-user.
Access networks are designed to operate on distances of a few kilometers
to tens of kilometers. Contrary to the core and metro tier, the access tier is
deployed in a variety of configurations, such as bus, star or ring topologies.
Due to the hierarchical construction of a modern telecommunication net-
work, it is clear the amount of network devices deployed in the access tiers
far outnumbers those in the core tiers. Table 1.1 reveals a projection of the
power consumption, split in terms of core, metro and access network and
customer premises equipment, by 2015-2020 assuming a business-as-usual
scheme. It can be seen that small power consumption reductions in access
network devices potentially have a much bigger impact on the complete
system than high power consumption reductions in power-hungry devices
in the core network.
1.2.1 Optical Access Networks
While the core and metro networks incorporate optical fibers, an access
network historically uses copper cable. This is because the twisted pair
telephone cable network and the coaxial cable TV networks were readily
available when the access networks had to be deployed [14, 16]. How-
ever, as the bandwidth demand has accelerated and as electrical channel
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Power consumption Number of BAU
(W/device) devices (GWh/yr)
Home 10 17 500 000 1 533
Access 1 280 27 344 307
Metro 6 000 1 750 92
Core 10 000 175 15
Table 1.1: An Italian network forecast (2015-2020): device density and
energy requirements in the Business-As-Usual (BAU) case [15].
impairments become increasingly severe with the rise of data rates, optical
interconnects have become an increasingly attractive alternative to tradi-
tional electrical wireline interconnects in access networks. The advantages
of using optical interconnects are summarized in Table 1.2.
A Fibre-To-The-Home (FTTH) infrastructure is thus highly desirable, where
optic fiber is distributed to every subscriber’s premise [17]. Despite all tech-
nological advantages, converting a legacy copper access network to an all-
optical access network requires a dazzling investment [13], which explains
why this topology has not been globally deployed at this time.
However, the limited distances supported by the currently used advanced
transmission techniques have already forced service providers to adopt an
intermediate solution: Fibre-To-The-Curb (FTTC). FTTC is a hybrid fiber
access solution which consists of routing fiber to a cabinet in the street,
close to the end-user, without requiring to install fiber to every single end-
user. In an FTTC scenario, the connection from the cabinet to the end-
user, which is still copper, is known as the last mile. Converting this last
mile to optic fiber is very expensive, owing to the cost of the required civil
works [14].
Although this is quite the investment, more and more service providers start
to recognize it would turn their current situation of bandwidth scarcity to
one of bandwidth abundance, which enables long term growth and creates
potential for additional services on the network.
1.2.2 Passive Optical Network
The legacy copper network can be replaced by an optical access network,
which has a number of possible topologies. The central office can be con-
nected to subscribers by point-to-point fibers. This has the drawback of
a high cost due to the huge amount of fibers needed. To reduce the fiber
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Property Advantage
Size The total diameter of an optical fiber (core,
cladding and protection jacket) measures
about 400 µm, a significant reduction from the
6 mm diameter of coaxial cable. This is ad-
vantageous in cramped conduits in buildings
and underground layout.
Weight Due to the mass density difference and the
smaller size, optical fiber yields a 10 to 30 %
weight reduction compared to copper cable.
Bandwidth Fiber has very high bandwidth, supporting
data rates over 100 Tbit/s across one single
standard single mode fiber, as experimentally
proven in [18].
Loss Optical fiber has an attenuation less than
0.2 dB/km at 1550 nm, enabling transmis-
sion over several tens of kilometers without
amplification.
Electrical interference Since light is used, electromagnetic fields
have no influence on transmission making it
ideal in environments where strong electro-
magnetic fields are present
Crosstalk Very little light escapes an optical fiber, re-
sulting in very good crosstalk characteristics.
Environmental Flammable or explosive environments pose
no issue, since no sparks are ever generated
by optical fiber
Material availability While copper is mined, and is scarce, silica is
composed of oxygen and silicon, both avail-
able abundantly.
Multiplexing A single fiber supports multiplexing of many
wavelengths, increasing the potential data
rate.
Table 1.2: The advantages of optical fiber [16].
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quantity, a star topology can be used, in which case there is a splitting point,
known as the remote node close to the end subscribers, which is connected
to the central office.
This splitting point can be implemented using an active node that incorpo-
rates a transceiver per customer which has to be powered and maintained,
while future-proofness is not guaranteed.
Figure 1.8: A Passive Optical Network [14].
When the splitter is implemented passively, the network is called a Pas-
sive Optical Network (PON). A PON consists of a single mode fiber-based
point-to-multipoint topology, where a number of Optical Network Units
(ONUs) at the subscriber side are connected to the Optical Line Terminal
(OLT) at the central office through passive splitters (Fig. 1.8) [13]. The
passive infrastructure benefits from a low installation and maintenance cost
and reduces the power consumption, since no power supplies are needed at
the remote node. PONs are therefore considered to be the most energy ef-
ficient network architecture for broadband fiber access [19]. Additionally,
upgrading to higher bit rates requires upgraded electronics in the central
office and customer premises, but there is nothing that needs upgrading in
the outside plant, as the passive splitters are insensitive to the PON speed.
This network could be flexibly upgraded as new technologies mature or new
standards emerge [20]. Today, the dominant technology of optical access
networks is the power-splitter-based PON [21].
The standard PON operates in the “single-wavelength mode” where one
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wavelength is used for downstream transmission and a separate one is used
for upstream transmission. Since in a PON, the section between the OLT
and the first splitter is, known as the feeder section, is shared between all
subscribers, a multiplexing technique is needed to ensure the co-existence
of multiple signals from and to different subscribers. Time division multi-
plexing is the most common variant. In this scheme, a single OLT broad-
casts all downstream traffic to every ONU in the link by using a power split-
ter at the remote node (Fig. 1.9(a)). Each ONU extracts its own packets and
discards all others. For the upstream communication (Fig. 1.9(b)), the OLT
dynamically allocates specific time slots to active subscribers, during which
the ONU can transmit data. In this way packets are time interleaved at the
splitter and the ONU is able to transmit at the full upstream bandwidth for
the duration of the specific time slot.
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Figure 1.9: The communication in PON: (a) downstream and (b) upstream.
Until recently, the evolution of PON has been basically a matter of increas-
ing of the data rate [21]. However, to accommodate the growing demand of
access bandwidth, especially for applications beyond FTTH (e.g. business
services and 5G X-hauling), both IEEE and ITU-T have recently started
to investigate the roadmap for future passive optical networks [22, 23].
The IEEE P802.3ca 100G Ethernet PON Task Force [24] was founded in
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2016 to specify the physical-layer parameters for 25/50/100 Gb/s Next-
Generation Ethernet PON (NG-EPON) and targets the 100 Gb/s capacity
PON to be expected in 2025 [22]. The NG-EPON is expected to use 2 and
4 wavelengths, each carrying 25 Gb/s, to achieve data rates up to 50 Gb/s
and 100 Gb/s, respectively [23].
1.2.3 Optical Receiver
Information in a PON network is transmitted on an optical carrier in a cer-
tain modulation format. The modulation format typically used with limiting
receivers is Non-Return-to-Zero (NRZ) which is also applied in this work.
In practice, the sent bit-stream is deteriorated by numerous parasitic effects
in the fiber. The function of a receiver is to recover the information em-
bedded in the received signal. This is done in three steps: re-amplification,
re-shaping and re-timing [25].
Figure 1.10: A block diagram of an optical receiver.
A receiver comprises four main building blocks: a photo detector, a Tran-
sImpedance Amplifier (TIA), a limiting amplifier and a Clock and Data
Recovery (CDR) circuit (Fig. 1.10). A photo detector (e.g.: PIN diode)
linearly converts the incident optical power to a current, which is amplified
and converted to a voltage by the TIA. The limiting amplifier sets the de-
cision level and amplifies the incoming signal, yielding logic levels. The
amplifier and TIA thus perform the re-shaping and re-amplification [26].
The receiver also needs a circuit to extract the (digital) data and precise
timing from the deteriorated received (analog) waveform. This function is
called Clock and Data Recovery (CDR). From here on the signal is, once
again, truly digital.
A CDR is thus a major part of an optical receiver. This is also reflected
in the power consumption: approximately 50% of the power consumption
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in an optical receiver is due to the CDR [27–33]. Therefore, this work
will focus on the improvement and optimization of this important building
block.
1.3 Objective of this Work
The previous sections of this chapter have introduced the reader to the
context wherein the research, leading to this dissertation, has been con-
ducted. First, the tremendous increase in data traffic can only be sustained
by communication networks supporting higher line rates. Secondly, there
is the growing importance of communication networks power consumption
which can no longer be ignored. Therefore, next-generation networks will
have to engage low power solutions.
Furthermore, CDR circuits are introduced as a part of an optical receiver
in a PON access network. These CDR circuits are currently implemented
with bulky and power hungry analog sub-blocks. In this work, we want
to investigate how we can implement most of such a CDR in the digital
domain, because innovative digital CDR techniques are key to drastically
reduce the power consumption of future fiber-optic systems.
In particular, this dissertation comprises the research conducted by the au-
thor on All-Digital Clock and Data Recovery (AD-CDR) techniques which
are presented as an answer to the various challenges next-generation net-
works are facing. This work covers multiple areas, from the top-level anal-
ysis over the low-level architecture research, to the design, implementa-
tion and verification of an AD-CDR Application Specific Integrated Circuit
(ASIC). Compared to competing work, this AD-CDR has the best power ef-
ficiency and occupies the smallest area. Moreover, the developed AD-CDR
techniques resulted in 4 first-authored publications in international journals
and 2 first-authored presentations at internal conferences.
This work was supported by the Agency for Innovation by Science and
Technology in Flanders (IWT), the Hercules project VeRONICa for the
chip fabrication and the Hercules project AUGE/13/01 for the measurement
equipment.
Additionally, the author contributed on different projects in the domain of
access networks: i.e. DISCUS [34] and GreenTouch [35]. The major con-
tributions of the author in these projects are to be found in the implementa-
tion and the verification by simulation of sub-building blocks of the CAB-
INET ASIC [14]. These contributions, however, are out of scope of this
dissertation.
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1.4 Overview of the Dissertation
In this chapter, the description is given of the context in which this research
was performed, providing background information on the evolution of in-
ternet traffic and data consumption. Furthermore, PON networks and the
building blocks of an optical link (including a CDR circuit) are introduced.
In Chapter 2, the CDR concept is discussed in detail and the issues and so-
lutions regarding future implementation in low-power networks are high-
lighted. Chapter 3 describes the analysis of non-linear and digital CDR
circuit. Subsequently, Chapter 4 elaborates on the design of the CDR. The
implementation is described in Chapter 5 and the measurement results are
given in Chapter 6. Finally, Chapter 7 concludes the dissertation by provid-
ing a summary of the most important results and discussing opportunities
for future research.
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2
Multi-Gigabit Clock and Data
Recovery
This chapter introduces Clock and Data Recovery (CDR) circuits and high-
lights the importance of these circuits. Additionally, the concept of jit-
ter which is one of the most important performance measures next to the
power consumption, the area and the bandwidth is summarized. Next, a
brief overview of different CDR types is given. For each type, the advan-
tages and limitations are discussed, facilitating an objective comparison be-
tween the different types. A Phase Locked Loop (PLL)-based CDR proves
to be the most favorable type for high speed optical communication sys-
tems. Although this type still has some drawbacks, they can be overcome
by using digital PLL techniques. However, in practice these techniques are
rarely implemented in a CDR because there are still some challenges that
prevent the digital PLL techniques from reaching their full potential. These
challenges are identified and solutions are proposed. This leads to a next-
generation of high-speed and low-power Clock and Data Recovery circuits
which will be digital.
2.1 Introduction to CDRs
In a fiber-optic network, data (e.g. a Non-Return-to-Zero (NRZ) signal)
is transmitted through an optical fiber to a receiver without any accompa-
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nying time-reference [1, 2]. Sending a time-reference (e.g. a clock signal)
together with the data over the same channel would severely lower the spec-
tral efficiency, and adding an extra channel just to send a clock would be
overly expensive [3–5]. Consequently, the received waveform containing
the data is asynchronous.
Furthermore, the quality of the received waveform is degraded due to nu-
merous parasitic effects, which are illustrated by the eye diagram in Fig. 2.1.
These parasitic effects include amplitude variations (i.e. due to InterSym-
bol Interference (ISI) and noise) and timing variations (i.e. deterministic
and random jitter) of the received asynchronous signal. These variations
increase the difficulty to capture the data sent.
Figure 2.1: An eye diagram at the input of the decision circuit with ISI,
noise and jitter.
To recover the transmitted digital data from this degraded and asynchronous
waveform and to enable the subsequent processing, the precise timing in-
formation (i.e. a clock signal) must be extracted from the waveform. This
clock enables us to sample the waveform at times ts. Additionally, the
samples are compared to a threshold value γ: all values above this thresh-
old are mapped to a logic-‘1’ while the values smaller than γ are mapped
to a logic-‘0’. The output results in a digital and synchronous signal which
allows further synchronous operations with the sampling clock as time ref-
erence.
MULTI-GIGABIT CLOCK AND DATA RECOVERY 23
Ideally, the obtained output would not contain any timing variation or bit
errors. However, due to the imperfect sampling clock, some minor tim-
ing variations are still present. Moreover, bit errors can occur due to the
stochastic nature of the amplitude noise and ISI at the input or can also be
made if the sampling occurs close to a data edge.
To successfully retime the data and reduce the timing variation and bit er-
rors, the generated clock must satisfy three basic conditions [1]:
• The clock signal frequency must be consistent with the data rate: e.g.
for a data rate of 25 Gb/s (each bit 40 ps wide), a clock frequency of
25 GHz (= period of 40 ps) is required.
• The generated clock signal has to exhibit very low timing variations
because any timing variation will add directly to the recovered data
signal.
• There has to be a certain phase relationship between the data and the
clock signal to allow an optimum sampling of the bits by the clock.
This optimal sampling point ts occurs farthest from the preceding
and following data transitions, and thus corresponds to the middle of
a bit. Therefore, the generated clock signal has to follow the timing
variations of the input data.
This clock recovery and data recovery are performed by a Clock and Data
Recovery circuit and its basic block diagram is shown in Fig. 2.2. A clock
recovery circuit senses the received waveform and produces a periodic
clock. A flip-flop driven by this clock then retimes the data: the noisy data
is sampled in order to remove the noise and any timing variation accumu-
lated during transmission. This operation is necessary in every high-speed
broadband receiver and makes a Clock and Data Recovery circuit an essen-
tial component in the data link. For this reason, the design and performance
of a CDR circuit has a significant influence on the total operation of a data
link [6].
2.2 Jitter and Wander
Timing variation of the received data decreases the performance in a data
link: if timing variations become large, errors are produced and the sys-
tem can become inefficient. Even little timing variations reduce the noise
margin of the system and makes it more sensitive to errors [1, 4, 7].
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Figure 2.2: A basic block diagram of a Clock and Data Recovery circuit.
This timing variation is defined as the deviation of the zero crossing1 from
its ideal position in time, or alternatively, as the deviation of each period
from its ideal value. Slow timing variations (< 10 Hz) are called wander,
while higher speed variations are described as jitter [7].
Fig. 2.3 displays the received jittered signal viewed at different time in-
stants (t1, . . . , t6) together with the original signal. Moreover, Fig. 2.3 also
illustrates the corresponding jitter function, i.e. the deviation of the zero
crossing from their ideal position viewed at these instants (indicated by the
arrows). In this illustration, the jitter function is depicted as a sinusoidal
wave. The magnitude of the jitter function represents the deviation of the
zero crossing from its ideal position, while the frequency of the jitter func-
tion represents the rate at which the zero crossing deviates from its ideal
position. Please note that a jitter function is not limited to a sinusoidal
wave but can be any combination of a deterministic and a random signal.
2.2.1 Jitter Specifications
CDR circuits targeting optical communication standards must satisfy strin-
gent and difficult jitter specification. Typically, multiple contradicting spec-
ifications have to be met simultaneously. For example, the generated clock
should track the jitter of the input data signal in order to capture the data at
the optimum sampling point. However, this can lead to jitter building up in
a network when the recovered clock is used to generate and transmit (up-
stream) data. Therefore, the recovered clock should be stable and exhibit
low jitter. In practice, the design of a clock recovery circuit is thus a com-
promise and depends on the intended system or communication standard.
1The zero crossing is defined as the time instant where the signal crosses the threshold
value γ in Fig. 2.1.
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Figure 2.3: Jitter: unwanted phase variations of a signal.
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Jitter performance of transmission systems is mandated by standards writ-
ten by agencies such as the International Telecommunications Union, Tele-
communication Standardization Sector (ITU-T) and Telcordia (formerly
Bellcore). As guideline, the optical communication standard Synchronous
Digital Hierarchy (SDH) (ITU-T G.783 and ITU-T G.825) [8, 9] is used in
this work and the jitter requirements are imposed on the jitter generation,
the jitter transfer (including jitter peaking), the output jitter (combination
of jitter generation and jitter transfer) and the jitter tolerance.
Jitter generation describes how much jitter is intrinsically generated by
a system at the output when no jitter is present at the input.
Jitter transfer is a measure of the amount of jitter that is transferred
between the input and the output of a system as a function of frequency.
This input jitter is a consequence of the jitter generated by each preceding
device as the desired signal traverses a network. If this jitter is amplified as
it passes through the network, then it could exceed the tolerance levels of
the subsequent equipment to process the data correctly.
Output jitter is a measure of the jitter present on an output of a system.
It is a combination of the intrinsically generated jitter (Jitter generation)
and the jitter that is traversed through the large network (Jitter transfer).
The output jitter is important if the recovered clock is reused to transmit
data. In this case, the jitter generation and jitter transfer have to fulfill the
requirements specified above to avoid excessive jitter insertion and jitter
amplification into the network. However, in the case that the clock is only
used to sample and process the received data, the constraints on the jitter
generation and jitter transfer can be relaxed. The most important require-
ment here is that the output jitter is low enough such that the setup and hold
constraints of the digital processing logic are always met.
Jitter tolerance describes the resilience of the device to input jitter. Typ-
ically, the jitter tolerance is measured by generating a signal with added
sinusoidal jitter and applying it to the Device Under Test (DUT). At each
jitter frequency, the amplitude of the jitter is increased until transmission
errors are detected. Although jitter is unlikely to be sinusoidal in realis-
tic operating conditions, this measurement method is straightforward and
gives consistent results. Therefore, different systems can be easily com-
pared and system specifications can be defined, i.e. a jitter tolerance mask.
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For SDH Synchronous Transport Module (STM)-256, Fig. 2.4 shows the
corresponding jitter tolerance mask [9].
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Figure 2.4: The jitter tolerance mask for SDH STM-256 [9].
2.3 CDR Types
Over the last years, a growing number of high-speed electrical serial link
applications has stimulated many researchers to produce a wide variety of
CDR designs. An overview of these CDR designs is given in [10, 11] and
each CDR topology can be classified into one of the following three main
categories:
• Oversampling without feedback phase tracking
• Phase alignment without feedback phase tracking
• Feedback phase tracking
2.3.1 Oversampling without Feedback Phase Tracking
This type of CDR circuit blindly samples the incoming data stream at a
multitude of the data rate. Every clock cycle, it chooses one data sample
which results in a minimal Bit-Error Rate (BER). This topology requires
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multiple clock phases which run at the full data rate and are generated from
a reference clock. Each clock phase triggers one of the parallel samplers
once every clock cycle to capture the data. The reference clock does not
need to be aligned with the received data edge, however a fixed frequency
relation between the reference clock and transmitter clock is required to
provide the necessary frequency information. Once the samples of the re-
ceived signal are collected, a phase detection logic circuit recovers each bit
and forwards the stream to the subsequent digital circuit.
Once the samples are collected, blind oversampling CDRs perform phase
detection and data recovery purely in the digital domain, and therefore this
approach offers several advantages over conventional analog-type CDRs.
They are immune to noise and can be easily integrated with other digital
logic functions in a single chip.
However, there are also disadvantages to blind oversampling CDRs. By
blindly oversampling the received signal first and picking the right sam-
ple later, a much higher hardware cost is required compared to recovering
the received timing first and sampling only at that position. Furthermore,
a large oversampling rate may be needed for reliable phase detection, and
processing such a large data set is costly in power and area. Therefore,
oversampling architectures are among the most power hungry CDR topolo-
gies [3] and are therefore not suitable for the low power solution that we are
pursuing. However, due to their fast acquisition properties, they are often
used in Burst Mode Receivers (BM-Rxs).
Unlike the oversampling CDR circuit type, the following two CDR types
continuously adjust the recovered clock phase to the center of the data eye
to sample the data at a single optimal point.
2.3.2 Phase Alignment without Feedback Phase Tracking
When the incoming data signal has spectral energy at the clock frequency
a synchronous clock can be obtained simply by passing the incoming data
through a band pass filter tuned to the nominal frequency. Because of band-
width restrictions, in most signaling formats the incoming data signal (e.g.
a NRZ signal) has no spectral energy at the clock frequency which com-
plicates the clock recovery. Such signals must first undergo an appropriate
non-linear preprocessing before they are applied to the resonator, e.g. by
using a diode. Timing circuits using a filter are the oldest solution for clock
recovery. For clock recovery this approach is outdated in many respects,
and PLL circuits perform much better [12].
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Another form of phase alignment without feedback phase tracking are Clock
and Data Recovery circuits which are based on a Gated Voltage Controlled
Oscillator (GVCO). These circuits can instantaneously2 obtain phase lock
from burst mode NRZ signals. The GVCO oscillates at about the data
frequency and instantaneous phase locking is guaranteed by restarting the
gated oscillator every time an input transition occurs. This method has been
demonstrated to be precise enough to handle the input data patterns with
low-transition densities, containing hundreds of Consecutive Identical Dig-
its (CID) without errors. These circuits lock very fast on the input signal,
are small, high speed, low power and show a high level of integration.
However, they do not provide any jitter rejection, since the phase of the sig-
nal at the output tracks all the variations of the phase at the input [12]. This
jitter rejection is necessary in Passive Optical Network (PON) transceivers
as they are expected to support both down- as upstream communication.
An Optical Network Unit (ONU) typically reuses the clock that is extracted
from the downstream data traffic for the upstream transmission. This reuse
has a significant impact on the jitter rejection requirements of the clock ex-
traction. Therefore, due to their lack of jitter rejection, phase alignment
topologies without feedback phase tracking are not acceptable for use in
ONUs [3]. This also leaves out the gated oscillator-based CDR techniques.
2.3.3 Feedback Phase Tracking
The last category is feedback phase tracking, which includes Phase Locked
Loop (PLL), Delay Locked Loop (DLL), Phase Interpolator (PI) and Injec-
tion Locked (IL) Clock and Data Recovery topologies.
Phase Interpolator (PI) CDRs typically have a narrow frequency capture
range and a small bandwidth which has a negative effect on the jitter toler-
ance. To alleviate these drawbacks, a high speed (of the datarate’s order)
tunable clock reference is required. In most cases, the high-speed and high-
quality tunable clock reference is provided by an external source, which
increases the system cost and makes this solution undesirable. [11]
Injection Locked (IL) CDRs have on the contrary a very wide bandwidth.
However, the capture range of the CDRs is typically limited to a fixed local
operating frequency. Although the capture range is improved in [13], the
complexity of the design is increased and new issues are introduced. More-
over, both the PI and IL-CDR architectures require (as in the case of the
2within one bit
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oversampling CDR discussed above) multiple full-rate clock phases [11],
resulting in high power consumption and are therefore ruled out.
Another popular CDR is the Delay Locked Loop (DLL) CDR. Its lim-
ited phase acquisition range is however the major drawback of this sys-
tem. DLLs lack the ability to withstand low-frequency jitter or frequency
offset. Therefore, this type is only applicable to source synchronous sys-
tems [11], where transmitter and receiver use the same clock source. A
DLL by itself is thus not useful for our application where frequency syn-
thesis is required. Nevertheless, dual-loop DLL/PLL topologies exist that
support asynchronous systems. These architectures combine the advan-
tages of DLLs and PLLs, providing fast acquisition while avoiding jitter
peaking, but this comes at a price: the dual loop nature significantly com-
plicates the system analysis and raises stability concerns [4].
The last major group are the PLL CDRs. These Clock and Data Recovery
circuits intrinsically have a wide frequency capture range due to their ability
to correct both phase and frequency. Additionally, they have a wide band-
width and have input jitter rejection. On the downside, PLL-based CDRs
tend to have a poor power efficiency.
Recently, digital PLL techniques in PLL-based CDRs have emerged. These
techniques have many advantages over the conventional analog PLL-based
CDR, including an improved power efficiency. In the next sections, we will
elaborate on the operation of a conventional PLL-based CDR and on the
potential of digital techniques to enhance the performance. Consequently,
a PLL-based CDR is chosen as the underlying structure of the implemented
CDR.
2.4 PLL-Based CDR Structure
Fig. 2.5 shows a conceptual diagram of a PLL-based CDR circuit, which is
typically used for fiber-optic communication systems. This PLL basically
consists of a Phase Detector (PD), a loop filter and a controlled oscillator.
The PD measures the phase difference between the input data signal Din
and the recovered clock Clk from the controlled oscillator. This error signal
is low-pass filtered by the loop filter and the resulting signal drives the
controlled oscillator such that the phase error is reduced. This recovered
(and phase locked) clock signal is then used to sample the received data
at the ideal moment (i.e. the middle of a bit). In this way, the original
transmitted data is recovered from the degraded input signal.
Note that this CDR structure does not require an external clock reference.
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Figure 2.5: A block diagram of a PLL-based CDR circuit.
The clock is generated by the controlled oscillator and may be recovered
from data rates spanning the entire frequency range of the controlled os-
cillator. This also allows the CDR to absorb frequency drifts caused by
variations in temperature and power supply in the clock recovery circuit.
An analog implementation of a PLL-based CDR is given by a charge pump
Clock and Data Recovery circuit shown in Fig. 2.6. In this conventional im-
plementation, the loop filter is based on an analog charge pump combined
with an RC-filter. According to the phase difference between the input
data and the recovered clock, the PD will activate the upper or lower cur-
rent source of the charge pump. This will increase or decrease the control
voltage of the Voltage Controlled Oscillator (VCO), respectively. Conse-
quently, the frequency of the recovered clock is respectively increased or
decreased in order to reduce the phase error. If no data transition occurs,
the PD does not generate any signal (Early or Late) and the VCO is not
adjusted.
Figure 2.6: A charge pump PLL-based CDR circuit.
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2.5 Evolution to Digital CDR
Today, CDR circuits for multi-gigabit fiber-optic communication are usu-
ally implemented with purely analog PLL techniques based on charge pump
loop filters. Although the need for low cost and high integration mandates
that the CDRs should be implemented in a deep-submicron technology, it
is hard to achieve high performance for classical analog CDRs in today’s
modern technologies [14]. Therefore, digital CDRs will become increas-
ingly important for high-speed data communication.
A digital CDR eliminates the need for a large loop filter capacitor used in
classical analog CDRs. Instead, a digital CDR uses a compact Digital Loop
Filter (DLF) which can realize large time-constants without any additional
cost in area. Additionally, a DLF is tolerant to process, voltage and temper-
ature variations and is noise insensitive. The filter is also easily scalable,
portable across CMOS technologies and highly adaptive. This makes a
digital CDR the optimal choice for a high speed receiver implemented in a
deep-submicron technology and has been a major area of research interest
in recent years [14–24].
2.5.1 All-Digital CDR Structure
We focus on a subset of these digital CDRs, i.e. so-called All-Digital Clock
and Data Recovery (AD-CDR) circuits. AD-CDRs are derived from the
first All-Digital Phase Locked Loop (AD-PLL) introduced in [25]. PLL-
based CDR circuits have the advantage over alternative digital friendly
CDRs that they have intrinsically a wide frequency capture range due to
the ability to adapt both phase and frequency [13]. Additionally, they have
a wide bandwidth and the ability to reject input jitter (as discussed in Sec-
tion 2.3) [11].
The overall architecture of an AD-CDR architecture is shown in Fig. 2.7.
It comprises a digital PD and a Digitally Controlled Oscillator (DCO) in
addition to a DLF [14–16, 26–30]. The digital PD determines the phase
difference between edges in the input data stream (Din) and the recovered
clock (Clk) signal. When the clock is leading the input data, a logic Early
signal is generated to decrease the frequency of the recovered clock. Al-
ternatively, when the clock is lagging, the digital PD outputs a logic Late
signal to increase the frequency of the recovered clock. These Early and
Late signals are digital signals which are filtered by the DLF. The resulting
signal controls the DCO such that the phase error is reduced.
Note that if no data transition occurs, the digital PD cannot determine if
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the clock leads or lags the data and therefore does not generate any signal.
Consequently, the DCO is not adjusted.
Figure 2.7: An All-Digital CDR.
2.5.2 Advantages
Although (All-)Digital CDRs have to compete with mature analog tech-
niques that are based on established PDs combined with charge pump loop
filters, digital loop concepts that originate from AD-PLLs have clear ad-
vantages. In fact, all the advantages of the digital PLL loop concepts can
also be applied to the case of a multi-gigabit CDR and even appear to be
more pronounced:
• Charge pump loop filters do not scale well towards ultra-deep- sub-
micron CMOS technologies due to the leakage effects and the re-
duced output impedance of ultra-deep-submicron transistors. More-
over, these technologies have a reduced voltage headroom, which
causes difficulties to drive a VCO. Additionally, noise with a similar
power will have relatively much more impact compared to the de-
sired signal. This results in a reduced noise margin. Clearly, DLFs
do not have this problem.
• Being a full analog technology, charge pump techniques are not eas-
ily ported towards new technology nodes. In contrast, this is easy
for digital filters due to the power of automated synthesis. Besides,
digital filtering benefits from scaling advantages, lowering power dis-
sipation in each successive technological node.
• In analog CDRs, the charge pump leakage (caused by the low out-
put impedance of a transistor) causes an additional undesired phe-
nomenon: i.e. when there is a large number of CID in the input data
stream, the instantaneous gain of the PD becomes zero. When this
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happens, the PLL is effectively in an open loop state, and the state
of the charge pump will “leak” away, which will cause frequency
drift of the oscillator. Clearly, with a digital implementation of the
loop filter, no undesired leakage can occur, which would solve these
problems.
This is also a great advantage for burst mode applications, where
there is no phase information available between bursts. Due to the
digital nature, no frequency drift occurs between bursts. Therefore,
the burst mode operation of the CDR does not require a precise ref-
erence clock and the CDR is able to achieve fast settling times.
• Constraints on the PLL dynamics and jitter performance often re-
quire a loop filter with a low cut-off frequency. To implement this
with analog techniques, very large capacitors that cannot easily be
co-integrated with the rest of the PLL are needed. This problem can
be circumvented by using small charge pump currents, however this
degrade noise margin. This is in contrast to a digital implementa-
tion of the loop filter where very low cut-off frequencies are easily
implemented.
• Typically, CDRs must have fast locking characteristics and low jit-
ter. However, those two requirements cannot be met simultaneously
using a conventional PLL design. Digital PLLs have a greater flexi-
bility over the loop bandwidth control, because there are no physical
resistors and capacitors which determine the loop bandwidth, only
registers and variables. Therefore, a digital CDR system can easily
be extended by incorporating an on-the-fly adaptation of the DLF’s
coefficients. This way, classical trade-offs between different system
parameters such as PLL bandwidth and lock time, can be relaxed by
(digitally) detecting in which state the PLL is, and selecting the ap-
propriate filter coefficients. This paves the way for independent op-
timization of the different system parameters with greatly improved
overall performance.
This adaptation or switching of the filter coefficients is for example
useful when a frequency drift occurs due to a long series of CID in
the incoming data stream and the CDR has to reacquire the phase/fre-
quency after a possible loss of lock. In this case, a loop filter with
a large bandwidth is used during the acquisition process to enhance
locking speed. Subsequently, it is switched to narrow bandwidth after
lock is achieved to meet the phase jitter requirement.
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2.5.3 Challenges
Digital PLL techniques clearly have a lot of advantages and therefore these
techniques are commonly used in typical wireless systems such as fre-
quency synthesis, RF up-conversion and direct modulation [31–33]. How-
ever, this “digital PLL” concept has not yet been extensively transferred to
typical clock and data recovery applications which occur in multi-gigabit
fiber-optic communication systems. The reason for this is that there is an
important difference between the PLLs typically needed for radio applica-
tions and the PLLs for CDR applications: i.e. a typical PLL in a radio ap-
plication has a slow reference clock and a feedback frequency divider. This
way the PD operates at a relatively low frequency and hence it is straight-
forward to implement the DLF at a conveniently low frequency (usually
below 100 MHz). This is very different in a CDR application for fiber-optic
communication where the PD has to process the high-speed input data and
typically operates at the full data rate (tens of GHz). This frequency is sim-
ply too high to practically implement an automatically synthesized DLF at
a reasonable power consumption.
Undoubtedly, several challenges for the full integration of digital PLL tech-
niques in a CDR are still present and are clarified below:
Speed Reduction in DLF
As mentioned, an automatic synthesized DLF cannot operate at a tens of
Gb/s data rate. In prior work, a DLF which consists of a proportional path
and integral path is typically split up: the speed of the integral path of the
DLF is reduced by using demultiplexing [14, 30] or subsampling [15, 34].
On the other hand, the proportional path still runs at a high speed and due
to this, these blocks had to be designed and laid out by hand. The digital
outputs of the proportional and integral path are then converted to the ana-
log domain where they are again combined [34]. This largely counteracts
the advantages of a digital PLL techniques discussed in Section 2.5.2.
There is only one very recent related work [16] where the digital block
is entirely synthesized. To accommodate this synthesis, the input of the
digital loop is heavily demultiplexed into many parallel lanes but this has
disadvantages: a large amount of parallel samplers are needed to process
the high-speed data input and this in turn requires a considerable clock
distribution network. Moreover, the huge amount of samples has to be
processed by a complex signal processing block. This increases the power
consumption and chip area.
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In this work, we use extensive subsampling instead of demultiplexing to
reduce the operating speed of the entire DLF. This will enable us to push the
integration up the the level where our DLF is entirely synthesized without
requiring complex signal processing. Subsampling the input data in a CDR
circuit, however, inherently leads to loss of jitter information since only a
fraction of the available transitions are taken into account. Therefore, the
subsampling effect should be investigated and a correct operation of the
CDR has to be maintained.
Requirement of a High-speed, Energy Efficient PD
The DLF is preceded by a high speed PD that operates at the full data rate.
Therefore, the phase difference detected by the PD has to be converted to
a digital signal and reduced in speed in order to be compatible with the
input of the (subsampled) loop filter. Obviously, this PD may not disturb
the correct operation of the CDR and has to be energy efficient.
There are two groups of digital PD: the (quasi-)linear and the binary phase
detectors. The linear analog PDs followed by a Time-to-Digital Converter
(TDC) are advanced complex building blocks which typically consume a
lot of power. Therefore we prefer to use a (binary) Bang-Bang Phase De-
tector (BB-PD) in this work. These phase detectors are typically used in
high-speed CDR circuits because they provide simplicity in design, good
phase adjustment and can work at high speeds [35]. Additionally, these
BB-PDs have the advantage that the output is already digital. This output
can also be easily combined with the required subsampling, which makes
this type of phase detector very suitable to drive a DLF.
In this work, the newly proposed Inverse Alexander BB-PD will be in-
troduced as improvement over the established and well-known Alexander
BB-PD when subsampling is used. Unfortunately, the behavior of a CDR
with a BB-PD is highly non-linear which complicates the analysis.
Analysis of a Non-Linear and Subsampled System
The use of a non-linear block and subsampling complicates the analysis of
the behavior of the CDR. Nevertheless, there have been several publications
which predict the characteristics of a non-linear CDR such as jitter transfer,
jitter tolerance and jitter generation [35–37]. However, all these papers
assume that the CDR operates in its normal working area, which means
that the CDR is stable and does not have a limit cycle.
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In most applications, these limit cycles are undesired as they produce un-
wanted spurious tones or peaking in the recovered clock’s output spec-
trum [38]. Hence, it is necessary to predict whether the CDR has a limit
cycle.
In this work, describing function pseudo-linear analysis is used to examine
the occurrence of limit cycles. Furthermore, the analysis of the subsampling
operation of an AD-CDR has not been performed in literature and will also
be examined in this work. These phenomena can be analyzed in the phase
domain by looking at the combined aliasing effects.
Based on the analysis and simulations results, the architecture of the next-
generation AD-CDR can be set up.
2.6 Next-Generation (All-Digital) Clock and Data Re-
covery
As explained above, the primary goal of this work is to avoid an analog
(charge pump-based) loop filter and to implement the loop filter in the dig-
ital domain in order to obtain an AD-CDR. First, the challenges that hin-
der the introduction of digital PLL techniques in today’s multi-gigabit AD-
CDR circuit for fiber optic application have to be tackled. This allows the
substitution of the analog building blocks which will result in a reduction
of the power consumption and will support the scalability towards new and
more digital process technologies.
Figure 2.8: The proposed next-generation All-Digital CDR.
The overall architecture of the proposed AD-CDR is shown in Fig. 2.8.
It consists of an Inverse Alexander BB-PD, a subsampler, a clock divider,
a DLF and a DCO. The BB-PD determines the phase difference between
edges in the input data stream (Din) and the recovered clock (Clk) signal. If
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the clock is leading the input data, an Early signal is generated to decrease
the frequency of the recovered clock. Alternatively, if the clock is lagging,
the BB-PD outputs a Late signal to increase the frequency of the recovered
clock. These Early and Late signals are subsampled by a factor of N and
then filtered by the Digital Loop Filter (DLF). The resulting signal controls
the DCO such that the phase error is reduced. Note that if no data transition
occurs, the BB-PD cannot determine if the clock leads or lags the data
and therefore does not generate any signal. Consequently, the DCO is not
adjusted.
To demonstrate the correct operation and low power efficiency, profound
analyses were performed and a 25 Gb/s PLL-based All-Digital Clock and
Data Recovery (AD-CDR) circuit prototype was designed and implemented
in an advanced CMOS technology (40 nm).
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Part II
Analysis, Design and
Implementation

3
Clock and Data Recovery Analysis
After the introduction of a Phase Locked Loop (PLL)-based Clock and Data
Recovery (CDR) circuit in Section 2.4, the operation and behavior of the
CDR will be studied more thoroughly. In this chapter, a behavioral phase
domain model for a CDR circuit with a Bang-Bang Phase Detector (BB-
PD) is introduced. The behavior of the CDR is highly non-linear which
complicates the analysis. Therefore, describing function quasi- lineariza-
tion techniques are used to analyze the stability and the jitter characteristics
of the CDR. Our model is also expanded to a subsampled digital system
to give a good representation of the operation of the complete All-Digital
Clock and Data Recovery (AD-CDR). Furthermore, the amount of Consec-
utive Identical Digits (CID) that the AD-CDR can tolerate is discussed.
3.1 CDR Phase Domain Model
Assuming that the CDR loop is locked, a mathematical behavioral model
for the CDR can be created. That is, the input data signal Din and the
recovered clock signalClk are represented by their (excess) phases φin and
φout, respectively [1]. The relations between the voltage domain signals
and the phases are given by:
ClkDin(t) = sign
[
cos(ωosct+ φin(t))
]
(3.1)
Clk(t) = sign
[
cos(ωosct+ φout(t))
]
(3.2)
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where ClkDin(t) is the clock signal used to generate the input dataDin and
Clk(t) is the recovered clock signal.
The voltage domain clock signals are represented as square waves with an
oscillation frequency ωosc1. The corresponding phases of ClkDin(t) and
Clk(t) are given by φin(t) and φout(t), respectively. Any phase variation
on the clock signal used to generate the input data ClkDin is automatically
transferred to a phase variation of the input data signal Din. Therefore,
φin(t) is also defined as the phase variation of the input data signal Din.
The relation between a voltage domain signal and the corresponding phase
φx(t) is already visualized by Fig. 2.3. Here, the phase φx(t) is defined
as the jitter function and presented as a sine wave. However, the variation
in the phase (or jitter function) is not limited to a sine wave and can be
described by any deterministic or random signal, or a combination of both.
The phase signals expressed as a function of time
(
e.g.: φin(t) and φout(t)
)
can also be converted into their corresponding frequency components
(
e.g.:
φin(s) and φout(s)
)
by using Laplace transformations. The CDR can now
be treated as a feedback system, where the closed loop transfer function
H(s), given by Eq. (3.3), reveals how the output phase tracks slow and fast
variations of the input phase.
H(s) =
φout(s)
φin(s)
(3.3)
The schematic of a general charge pump CDR shown in Fig. 2.6 and re-
peated here for convenience (Fig. 3.1) is converted to a behavioral model
in the phase domain (Fig. 3.2). The BB-PD in the CDR is replaced by an
ideal subtraction, a comparator, an edge detector and a Zero-Order Hold
(ZOH) block. The phase of the recovered clock φout is subtracted from
the phase of the incoming data φin, followed by an ideal comparator. The
edge detector outputs every period 1/fdata a ‘1’, respectively a ‘0’, when
a data transition occurs or not. This signal is multiplied with the value of
the comparator and is sent through the ZOH, resulting in a signal φu that
only adjusts the Voltage Controlled Oscillator (VCO) when a data transi-
tion takes place. In [2], the BB-PD is modeled as a slicer with a ternary
output, resulting in an equivalent behavior.
The combination of the charge pump, the loop filter and the VCO is equiv-
1The recovered clock Clk(t) will have the same frequency as the clock used to generate
the input data ClkDin(t) if the CDR is locked.
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Figure 3.1: A charge pump Phase Locked Loop-based Clock and Data Re-
covery circuit.
0
Figure 3.2: The behavioral model of a CDR with a BB-PD.
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alent to the linear block G(s):
G(s) =
ω0
s
1 + ωzs
1 + sωp
exp (−sTd,l) (3.4)
where ωz represents the frequency of the zero, ωp the frequency of the pole,
ω0 the overall amplification factor of the linear block and Td,l the delay of
the signal path through the CDR. This loop delay is the sum of all gate and
component delays in the loop [3] and also includes any delay introduced
by re-timing and demultiplexing the data in the Phase Detector (PD) [4–
6]. Note that if ω0 has a value between ωz and ωp, ω0 also represents the
unity gain frequency. The assumption is made that ω0 and ωp will always
be sufficiently larger than ωz , such that the zero has little effect. For the
sake of completeness, ωz , ωp and ω0 can be written down in terms of their
component values (Fig. 3.1):
ωz =
1
RC
(3.5)
ωp =
C + C2
RCC2
(3.6)
ω0 = KvcoIp
RC
C + C2
(3.7)
In the equations above, Kvco, Ip, R, C and C2 respectively represent the
gain of the VCO [Hz/V], the current sources of the charge pump [A] and
the resistance [Ω] and capacitance [F] values of the loop filter. Finally, the
phase noise contributed by the VCO is modeled by φvco in Fig. 3.2.
This model is a good approximation of the real system: it incorporates the
Early-Late signal based on the sign of the difference of input phase and
output phase φe, the update rate fdata of the CDR, the transition density
of the data, any delay introduced in the CDR and different noise sources.
Note that, this model is also a good representation for a standard PLL when
a data transition occurs every clock cycle.
Typically, the data period is much smaller than any time constant in the
CDR. Therefore the intrinsic sample and hold operation of the BB-PD, rep-
resented by the ZOH block in Fig. 3.2, can be approximated by a delay of
1/(2fdata) [7]. To simplify further calculations, this delay is added to the
delay of the linear block Td,l, resulting in the total delay Td:
Td = Td,l +
1
2fdata
(3.8)
As a result, the analysis can be performed in continuous time.
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3.2 Describing Functions: Pseudo-Linear Model
The BB-PD is a highly non-linear block. A powerful method to analyze
such a system is the describing function quasi-linearization technique [8].
Here, the input signal of the non-linearity is denoted by the phase error φe
on Fig. 3.2 and can be decomposed in a sum of basic signal components:
e.g. a DC bias φe,DC , a sinusoid φe,s or a random Gaussian process φe,n.
For each component a best-fit linear gain is determined in order to mini-
mize the mean-squared difference between the output of the approximation
and the output of the non-linearity. Of course, if a large number of these
basic signal components is present in the input signal, the complexity of the
describing functions will increase.
Fig. 3.3 visualizes this describing function model in the time domain for
the case that the non-linearity is a comparator (Fig. 3.3(a)). In this example
the input of the non-linearity φe is decomposed in a sinusoidal component
φe,s and a random Gaussian component φe,n. For each component there is a
corresponding magnitude dependent gain. The sum of the amplified signal
components results in an approximation of the output signal of the non-
linearity φu,approx. This is represented by Fig. 3.3(b), which is the original
describing function model of [8]. To increase the accuracy, the lineariza-
tion error φq, which is defined as the difference between the approximated
output φu,approx and the actual output φu (Fig. 3.3(c)), is included in our
pseudo-linear model. This improvement was also already performed in [2].
3.2.1 Random-Input Describing Function
The simplest possible case to study the behavior of the CDR, correspond to
the situation where there is only one signal component present at the input
of the non-linearity φe. As noise is present in every system, this implies
that this signal component originates from a random Gaussian process and
will be denoted by φe,n. This signal component φe,n is normally distributed
with zero mean and variance σ2e .
The non-linearity of the BB-PD can now be modeled by a single gain block
(Fig. 3.4), for which the gain Kn is calculated using the Random-Input
Describing Function (RIDF). Furthermore, the linearization error φq is also
added to the model in Fig. 3.4. In [2], it was already proven that in this case
the linearization error can be accurately modeled by an independent noise
source φq which is uncorrelated to φe,n. The values of the gain Kn and the
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(a)
(b)
(c)
Figure 3.3: A time domain example of the describing function model for a
non-linearity. (a) The characteristic of a comparator (a non-linearity). (b)
The describing function characteristic according to the original approach
in [8]. (c) The definition of the linearization error φq, which is included
in [2] and in our pseudo-linear analysis.
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variance of the linearization error φq are given by [2]:
Kn(σe) =
√
2
pi
α
σe
(3.9)
σ2q = α−
2
pi
α2 (3.10)
where σe, σq and α respectively represent the standard deviation of φe,n
and φq, and the transition density of the data.
These equations are valid if the bandwidth of the loop filter is much smaller
than the data rate and the data transitions occur in a random manner (with
probability α)2. In our work, we assume that these conditions are also met
and therefore Eqs. (3.9) and (3.10) are adequate for further analysis.
Note that the gain factorKn is not a fixed value, but depends on the charac-
teristics of the input signal of the non-linearity, i.e. the standard deviation
σe. This is a typical property of describing functions.
Figure 3.4: The RIDF model of a CDR with a BB-PD.
3.2.2 Limit Cycles
In some cases, an oscillation can build up and be sustained by the CDR’s
feedback mechanism. The characteristics of the oscillation are a system
property, and are independent on initial conditions. Such an oscillation is
called a limit cycle [8].
Further on, the higher harmonics of the limit cycle oscillation, originating
from the non-linearity of the BB-PD are neglected. This approach is jus-
tified, because the linear block G(s) filters the BB-PD output harmonics
such that only a negligible part of the harmonics is fed back to the input of
the BB-PD. Hence, the input of the BB-PD is approximated by the sum of
2To ensure that this assumption is satisfied, scramblers are typically used to avoid any
auto-correlation of the data pattern.
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a random Gaussian and a sinusoidal component. This way, the Gaussian-
plus-Sinusoid-Input Describing Function (GSIDF) has to be applied instead
of the simpler RIDF in order to correctly analyze the non-linear system.
3.2.3 Gaussian-plus-Sinusoid-Input Describing Function
When a limit cycle with a non-zero amplitude is present, the phase error
φe will consist of the sum of a random Gaussian component φe,n and a
sinusoidal component φe,s. φe,n is normally distributed with zero mean
and variance σ2e , while φe,s can be written as:
φe,s = Ae sin (ωst) = Ae sin θ (3.11)
with Ae the amplitude of the limit cycle, ωs the frequency of the limit cycle
and θ the instantaneous phase.
Figure 3.5: The GSIDF model of the non-linearity of a BB-PD.
The describing functions of the BB-PD are now determined by the GSIDF.
Fig. 3.5 represents the GSIDF model for the non-linearity in Fig. 3.2. The
sinusoidal φe,s and the random Gaussian φe,n component are treated sep-
arately, each with their corresponding gain factor Ks and Kn. These gain
factors are calculated such that the linearization error φq between the pseudo-
linear model and the actual BB-PD is minimized.
For a general non-linear element, denoted by φu(φe), the describing func-
tions can be written down as shown in [8]:
Kn(Ae, σe) =
1√
2pi
3
σ3e
∫ 2pi
0
dθ
∫ ∞
−∞
φu(φe) φe,n exp
(
−φe,n
2
2σ2e
)
dφe,n
(3.12)
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Ks(Ae, σe) =
2√
2pi
3
σeAe
∫ 2pi
0
dθ
∫ ∞
−∞
φu(φe) sin θ exp
(
−φe,n
2
2σ2e
)
dφe,n
(3.13)
where φe is the input of the non-linearity and is determined by the sum of
a random Gaussian component φe,n and a sinusoidal component φe,s.
By substituting the actual BB-PD characteristics in Eq. (3.12) and Eq. (3.13),
the GSIDFs become:
Kn(Ae, σe) =
α√
2pi
1
piσe
∫ 2pi
0
exp
(
−1
2
(
Ae sin θ
σe
)2)
dθ (3.14)
Ks(Ae, σe) =
α
piAe
∫ 2pi
0
erf
(
Ae sin θ√
2σe
)
sin(θ) dθ (3.15)
In the equations above, Kn, Ks, Ae and σe respectively represent the noise
gain and sinusoidal gain, the amplitude of the sinusoidal component of φe
(limit cycle) and the standard deviation of the noise component of φe.
These equations look complex, but can be easily evaluated with modern
mathematical tools: e.g. the sinusoidal gain Ks is plotted in Fig. 3.6 as a
function of Ae for increasing values of σe. Fig. 3.6 clearly shows that the
sinusoidal gain converges when the noise at the input of the non-linearity
becomes negligible w.r.t. the sinusoidal component. For this envelope,
the Gaussian-plus-sinusoid-input describing function is reduced to the (sin-
gle) Sinusoidal-Input Describing Function (SIDF), for which the gain is
inversely proportional to the amplitude Ae [8]:
lim
σe→0
Ks(Ae, σe) = KSIDF (Ae,max) =
4α
piAe,max
(3.16)
In this analysis the input model of the BB-PD is approximated by a random
Gaussian plus a sinusoidal component and the higher harmonics of the limit
cycle are omitted. However, the linearization error φq still contains the har-
monics originating from the non-linearity of the BB-PD. In order to sim-
plify further analysis, the linearization error φq is approximated as random
Gaussian noise. This allows to include the linearization error φq in the ran-
dom Gaussian component of the output of the BB-PD φu,n and makes it
possible to decompose the CDR into two GSIDF models: one for the sinu-
soidal component and another one for the random Gaussian component.
The variance of the linearization error σ2q can then be determined as [2]:
σ2q = α−K2nσ2e −K2s
A2e
2
(3.17)
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Figure 3.6: Ks according to Eq. (3.15) as a function of the amplitude Ae
and the RMS jitter σe at the input of the non-linearity. (α = 0.5)
3.3 Stability in Charge Pump CDRs
In most applications, instability or the occurrance of these limit cycles is
undesired because limit cycles produce unwanted spurious tones or peak-
ing in the recovered clock’s output spectrum [9]. Hence, it is necessary to
predict whether the CDR has a limit cycle.
The numerous amount of studies performed about the presence of limit cy-
cles, indicate the importance of this research topic. However, most of the
previously published work focuses on the domain of digital PLLs with a
BB-PD [9–14] and very little research has been conducted about the occur-
rence of limit cycles in charge pump CDRs.
It is important to note that the analyses applied for digital PLLs cannot be
easily mapped to a charge pump CDR: firstly, only PLLs are considered,
which use a clock signal as input. In most cases this clock is provided from
a very clean reference. This is very different from CDR applications where
the reference jitter on the input data is the dominant noise source in the
loop [9].
In recent years, there has been some prior related work on limit cycles in
CDRs with a BB-PD: e.g. in [15], a stability analysis of CDRs with a BB-
PD is performed. But, unlike in our work, no clear distinction is made
between the case with or without limit cycles.
This section discusses an extensive and quantitative analysis of the occur-
rence of limit cycles in CDRs with a BB-PD. For this, the describing func-
tion techniques discussed above are further exploited. The proposed anal-
ysis is able to accurately predict the occurrence of a limit cycle as well as
its amplitude. This leads to the quantification of the input jitter necessary
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to quench a limit cycle as well as the worst-case limit cycle amplitude, as a
function of the different loop parameters.
3.3.1 System Relations
The GSIDF model of Fig. 3.5 is incorporated in the complete model of the
CDR. This results in two block diagrams and is represented by Fig. 3.7.
The phase error φe, the output of the BB-PD φu and the output of the CDR
φout are the sum of their random Gaussian and their sinusoidal component,
i.e. at every node x we can write:
φx = φx,n + φx,s (3.18)
(a)
(b)
Figure 3.7: The GSIDF model of a CDR with a BB-PD for (a) the sinu-
soidal component and (b) the random Gaussian component (identical to the
RIDF model in Fig. 3.4).
When this system is excited by only a random Gaussian process, any si-
nusoid appearing in the system would have to be caused by a limit cycle
(which, as discussed above, is approximated by its fundamental sinusoidal
component). The condition for self-oscillation is given by:
Ks(Ae, σe) =
∣∣∣∣ 1G(jωs)
∣∣∣∣ ≡ K∗s (3.19)
with ωs the oscillation frequency of the limit cycle for which G(s) reaches
180° phase lag, i.e. the Barkhausen criterion.
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In addition, the random Gaussian component in the CDR must satisfy the
following equations:
φe,n = H1(s) φin +H2(s) φq (3.20)
H1(s) =
1
1 +KnG(s)
(3.21)
H2(s) = − G(s)
1 +KnG(s)
(3.22)
where Kn and Ks are given by Eq. (3.14) and Eq. (3.15), and φq, φin and
φe,n are respectively the linearization error, the input noise and the random
Gaussian component of the phase error. Finally, the variance of the phase
error σ2e is calculated by integrating the power spectral density Sφe over the
noise bandwidth B:
σ2e =
∫
B
Sφin |H1(jω)|2 + Sφq |H2(jω)|2 dω (3.23)
where Sφin and Sφq are the power spectral densities of the input random
jitter and the linearization error. The noise bandwidth reaches from DC to
fdata/2, due to the fact that the system only reacts on a data edge and hence
implicitly incorporates a sampling operation [2]. To match with the simu-
lations (Section 3.3.4), also a narrow band around the oscillation frequency
was removed, because (as outlined in Section 3.3.4) resonating noise can
not be distinguished from a limit cycle in the simulations.
Without loss of generality, the phase noise of the VCO is incorporated in
the input noise φin. This is shown in Fig. 3.8: the phase noise of the VCO
φvco can be split and transferred such that φvco directly adds to the output
and also the input of the loop. In this way, the total noise contribution at the
input can be written as φin,eq where:
φin,eq = φin − φvco
Furthermore, the addition of φvco at the output is outside the feedback loop
and does not influence the limit cycle behavior.
Further on, φin,eq is approximated as white noise, which simplifies the
pseudo-linear analysis. This simplification is valid in most CDR applica-
tions, where the input jitter is the dominant source of phase noise. How-
ever, if the phase noise of the VCO is not negligible with respect to the
input noise then a more accurate model for the phase noise has to be used
(see e.g. [16]).
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Figure 3.8: The altered GSIDF model of a CDR with a BB-PD for the
random Gaussian component (equivalent to the RIDF model in Fig. 3.4).
Now, Eqs. (3.14), (3.15), (3.17), (3.19) and (3.23) are combined to consti-
tute a system of equations, where the different parameters are recursively
dependent on each other. Every realistic solution of this system with 5
equations and 5 unknowns for a given value of σin indicates the existence
of a limit cycle.
3.3.2 Algorithm
Eventually, we want to solve this system of equations such that we obtain
the amplitude of the limit cycle Ae as a function of the input jitter σin.
This however requires several calculation iterations due to the recursive de-
pendencies. A way to circumvent this, is described in Algorithm 1. This
algorithm calculates the input jitter σin as a function of the limit cycle am-
plitude Ae and consists of the following steps: firstly, the assumption is
made that a limit cycle exists and hence the GSIDF analysis is applicable.
Assume limit cycle exists
Determine ωs and K∗s which satisfy the Barkhausen criterion: Eq. (3.19)
foreach value Ae(i) of Ae do
σe(i)← invert Eq.(3.15) for Ae = Ae(i) and Ks = K∗s
Kn(i)← evaluate Eq. (3.14) using σe(i) and Ae(i)
σq(i)← evaluate Eq. (3.17) using σe(i), Ae(i), K∗s and Kn(i)
σin(i)← evaluate Eq.(3.24) using K∗s , Kn(i), Ae(i), σe(i) and σq(i)
end
Algorithm 1: Calculation procedure for obtaining Ks, Kn, Ae, σe and σq
which correspond to σ2in.
Subsequently, the amplification factor K∗s that causes a limit cycle is deter-
mined according to Eq. (3.19). Thereafter, the amplitude of the limit cycle
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Ae is swept. For each value of Ae represented by Ae(i) and given the gain
Ks = K
∗
s , the corresponding standard deviation of the noise component of
the phase error σe(i) is calculated by inverting Eq. (3.15). This is a numer-
ical procedure, but with contemporary numerical tools this can be easily
determined. The obtained value of σe(i), in addition to the given amplitude
Ae(i), gives rise to a sinusoidal gain Ks equal to K∗s .
Then for each set of Ae(i) and σe(i), we can immediately calculate Kn(i)
and σq(i) by utilizing Eq. (3.14) and Eq. (3.17). Finally, Eq. (3.23) is rear-
ranged, such that the corresponding σ2in(i) can be determined by Eq. (3.24):
σ2in =
σ2e −
σ2q
B
∫
B
|H2(jω)|2 dω
1
B
∫
B
|H1(jω)|2 dω
(3.24)
with H1(jω) and H2(jω) given by Eq. (3.21) and Eq. (3.22) respectively.
With the procedure described above, σ2in will give rise to the determined
values ofKs,Kn,Ae and σe. Note that this algorithm requires no iterations
in the calculation of σ2in, Ks, Kn, σe and σq for a particular value of Ae.
3.3.3 Application of the Algorithm
Using the algorithm above, the relation between the amplitude of the limit
cycle and the corresponding RMS input jitter σin is calculated. This is done
for a CDR with the following parameters: fdata = 10 GHz, ωz = 2pi · 300 kHz
ω0 = 2pi · 3 MHz, ωp = 2pi · 30 MHz and Td = 3 ns. These parameters are
of the order of the parameters used in a charge pump CDR developed in
our group for the DISCUS project [17, 18]. The large delay is due to the
parallelization of the BB-PD and the demultiplexing of the data in the BB-
PD. In addition, we assume that random data is received at the input of the
BB-PD. The probability that a transition occurs for the data sequence is 0.5
and this is thus equal to the transition density α.
The calculated result is presented in Fig. 3.9. From the plot it is clear that
in the case that no input jitter is present, the CDR has a limit cycle with a
worst-case amplitude of Ae,max. In addition, Fig. 3.9 shows that above a
certain value of σin there is no corresponding solution for Ae. This means
that the noise is large enough to destroy the limit cycle. For lower input
noise levels the limit cycle is stable. The transition point is called the thresh-
old RMS input jitter σin,th. This is the predicted transition point where the
CDR stops to have a limit cycle.
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Figure 3.9: The limit cycle amplitude Ae as a function of the RMS input
jitter σin. The simulation results where performed with: fdata = 10 GHz,
ωz = 2pi · 300 kHz, ω0 = 2pi · 3 MHz, ωp = 2pi · 30 MHz and Td = 3 ns.
3.3.4 Simulation Results
Output Power Spectra
To validate the theory, several time domain simulation were performed. For
a first batch of simulations, the same CDR is used as the one that was used
for the calculation of Fig. 3.9. Some resulting power spectra of φout for
several values of RMS input jitter are given in Figs. 3.10, 3.11 and 3.12.
In Fig. 3.10, the RMS input jitter is equal to
√
2 · σin,th. According to
the theory no limit cycle is present in the CDR and the prior art RIDF
prediction [2] should perfectly match the simulation. The calculated RIDF
prediction (according to Section 3.4) is also shown in Fig. 3.10 and it is
clear that the simulation and the calculation match nearly perfectly. We can
thus conclude that our theory correctly predicts that there is no limit cycle
present in the CDR with a BB-PD. As a result the RIDF theory correctly
models the behavior of the CDR with a BB-PD.
On the other hand, in Fig. 3.11, the RMS input jitter is equal to σin,th√
2
.
Now, the theory indicates that a limit cycle is present. We expect that the
Random-Input Describing Function model is inadequate and there will be
no match between the simulation and RIDF calculation. This is illustrated
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Figure 3.10: The power spectrum Sφout of the same CDR as in Fig. 3.9 for
an input noise level σin =
√
2 · σin,th.
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Figure 3.11: The power spectrum Sφout of the same CDR as in Fig. 3.9 for
an input noise level σin =
σin,th√
2
. The simulation results are compared to
the prediction where the CDR does not contain any limit cycles: i.e. the
RIDF and to the prediction where a limit cycle is present in the CDR: i.e.
the GSIDF.
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Figure 3.12: The power spectrum Sφout of the same CDR as in Fig. 3.9 for
an input noise level σin = σin,th.
in Fig. 3.11, where it is readily observed that the correspondence with the
RIDF is poor. In this case however, the GSIDF prediction should be valid
and is also compared to the simulation in Fig. 3.11. It is clear that it matches
much better than the RIDF result. Nonetheless, there is a small discrepancy
between the simulation results and the GSIDF prediction. The reason is that
the self-oscillation in the GSIDF is modeled as a perfect sine wave (which
corresponds to an infinitely narrow line in the spectrum). However, due
to the noise in the system, the actual self-oscillation exhibits some phase
noise (which corresponds to a wider peak). This effect is well known in
the community of oscillator specialists (see e.g. [16, 19]), and is neglected
here.
Additionally, the simulated power spectrum also shows a small peak around
100 MHz, which is the third harmonic of the limit cycle oscillation. It orig-
inates from the non-linearity of the BB-PD, which is lost in the linearized
describing function model. Higher harmonics of the limit cycle, however,
are greatly suppressed by the linear block G(s). This is confirmed by the
fact that the third harmonic is very small and higher order harmonics are in-
visible. Apart from these two second-order effects, the GSIDF calculation
matches the simulation almost perfectly.
Finally, for values of σin close to the threshold RMS input jitter σin,th there
is a transition region between a false and a correct prediction by the RIDF
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theory. Fig. 3.12 shows that the RIDF prediction coincides with the GSIDF
prediction. These calculations are compared to the simulated results and
Fig. 3.12 illustrates that the theory closely predicts the simulation results.
However, the figures discussed above show that it is difficult to distinguish
jitter peaking from a limit cycle. This makes it challenging to determine
the actual amplitude of the limit cycle from the simulation results in the
frequency domain. Therefore, the amplitude of the limit cycle is measured
in the time domain as proposed in the next section.
Amplitude Estimations of the Limit Cycle
Here, time domain simulations were performed with the same CDR param-
eters as those used in the calculations in Fig. 3.9. A random Gaussian noise
source φin is applied to the input of the behavioral model for which the
variance σ2in is swept over multiple simulations. For each value of σ
2
in, the
amplitude of the limit cycle Ae is estimated from the simulation results as
follows: a curve fitting algorithm is used to match a sine wave to the time
domain simulation data. This allows us to calculate the amplitude Ae of
the limit cycle component in the signal φe and the variance of the noise
component of the phase error σ2e . However, a data transition does not occur
every clock cycle and this influences the behavior of the limit cycle. There-
fore, for each simulation the entire set of simulated data (2 million time
steps) is divided into small parts which contain 10 limit cycle periods. The
amplitude is estimated for each part and is then averaged out.
However, the curve fitting algorithm has a pitfall: even if the limit cycle
amplitude is zero, this algorithm will estimate a non-zero (be it small) value
for the limit cycle amplitude. This is due to the presence of noise power at
the frequency where the amplitude is estimated. To detect this situation, the
Signal-to-Noise Ratio (SNR) of the limit cycle is calculated as well. If this
SNR is very small, it is concluded that the above described situation occurs
and the solution is rejected. A SNR of -6 dB is taken as decision criterion:
simulation results with a SNR lower than -6 dB are rejected.
The results of the simulations are added to Fig. 3.9. By comparing the
simulation results with the calculated values, its is clear that the theory
closely predicts the amplitude of the limit cycle. Furthermore, the (numeri-
cal) procedure is about three orders of magnitude faster than the simulation
approach for an equal number of data points.
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3.3.5 Influence of the CDR Design Parameters
Now that we are able to predict the amplitude of the limit cycle, the next
step is to study the influence of the different CDR design parameters. In or-
der to perform a useful study from a designers point of view, an asymptotic
approximation is made of the limit cycle amplitude characteristic. This is
also added to Fig. 3.9. The asymptotic approximation is made as follows:
if there is a limit cycle, its amplitude is approximately the worst-case am-
plitude Ae,max and if the noise is larger than the threshold RMS input jitter
σin,th, there is no limit cycle. In this way, the limit cycle amplitude charac-
teristic is reduced to two essential, enveloping figures: i.e. the worst-case
amplitude Ae,max and the threshold RMS input jitter σin,th. The influence
of the different CDR design parameters is further examined, firstly for the
worst-case amplitude and secondly for the threshold RMS input jitter.
Worst-case Limit Cycle Amplitude
The worst-case amplitude of a limit cycle Ae,max and its dependence on
the gain ω0, the pole ωp and the total loop delay Td is investigated. As
already mentioned, the zero ωz is assumed to be sufficiently small such that
it has little influence. Therefore, this parameter is not considered. Also the
cases where the bandwidth of the CDR becomes significant with respect
to the data rate are rejected. This only occurs when both 1Td and ωp are
very large. Under these conditions, the derived describing functions are no
longer valid.
The calculated and simulated results are displayed in Fig. 3.13. It illus-
trates the effect of ω0, ωp and Td on the worst-case limit cycle amplitude
Ae,max. The plot shows that the worst-case limit cycle amplitude Ae,max
and the gain ω0 are linearly proportional. The pole ωp has only a modest
effect on the worst-case limit cycle amplitude Ae,max: a large increase of
the pole frequency ωp will only cause a small decrease in Ae,max. Further-
more for large values of Td, although not obvious from the figure, there is
also a linear relation between the delay Td and the worst-case limit cycle
amplitude Ae,max. However, for small values of Td, Ae,max rises less than
proportional with increasing Td. From Fig. 3.13, it can be concluded that
the theory closely predicts the simulation results.
Now that the influence on the worst-case limit cycle amplitude is exam-
ined, it is important to investigate whether this limit cycle prevents correct
data recovery. To assume successful data recovery, a reasonable threshold
for the worst-case limit cycle amplitude Ae,max is chosen: i.e. pi8 . This
threshold is also displayed on Fig. 3.13, together with the worst-case am-
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plitude Ae,max of the CDR design discussed earlier (Fig. 3.9). The plots
show that most CDR designs (including the design discussed in Fig. 3.9)
have a worst-case limit cycle amplitude Ae,max which is sufficiently small
to successfully recover the input data. However, an increase in delay and in
the gain of the linear block could lead to large amplitudes which can greatly
influence the correct operation of the data recovery.
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Figure 3.13: The worst-case limit cycle amplitude Ae,max as a function
of the gain ω0 for different pole frequencies ωp and delays Td. The cor-
responding calculated results (solid lines) and simulation results (markers)
are represented with the same color.
Minimal Input Noise to Quench a Limit Cycle
As shown in the previous section, the worst-case amplitude of a limit cycle
is sufficiently small in most CDRs. However, a limit cycle causes severe
jitter peaking as demonstrated in Fig. 3.11. As a result, a limit cycle should
be avoided in CDR application where the recovered clock is further utilized
in the system. Therefore, it is interesting to study how much noise is needed
to quench the limit cycle. The results of this study are shown in Fig. 3.14.
Here, the threshold RMS input jitter σin,th (as defined above) is represented
as a function of the CDR parameters. Both the theoretical result (based on
the describing function theory) as well as the experimental result (obtained
from simulations such as described above) are shown.
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Figure 3.14: The threshold RMS input jitter σin,th as a function of the gain
ω0 for different pole frequencies ωp and delays Td. The corresponding cal-
culated results (solid lines) and simulation results (markers) are represented
with the same color.
The effect of ω0, ωp and Td on the threshold RMS input jitter σin,th is
illustrated by Fig. 3.14. The threshold RMS input jitter σin,th is directly
proportional to the gain ω0. Additionally, the pole ωp has a modest effect
on the threshold RMS input jitter σin,th. Fig. 3.14 also shows the effect of
Td on the threshold RMS input jitter σin,th. For large values of Td, there is
a linear relation between the total delay Td and threshold RMS input jitter
σin,th. For small values of Td, the threshold RMS input jitter σin,th rises
less than proportional with increasing delay.
Fig. 3.14 show that the theory accurately predicts the simulation results.
Additionally, the CDR used in previous simulations (i.e. Fig. 3.9) is indi-
cated on Fig. 3.14. This figure shows that the threshold RMS input jitter
σin,th is equal to 21 mrad. In practice, a RMS input jitter of 4 ps is not un-
common for a data rate of 10 Gb/s. This corresponds to 250 mrad, which
is more than sufficient to avoid limit cycles in the discussed CDR. Fig. 3.14
shows that, in general, there is enough noise present to avoid limit cycles.
Only in designs where limited input jitter is expected, the loop character-
istics should be evaluated to ensure no unwanted or excessive limit cycles
arise.
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Note that Fig. 3.14 and the relations described above are very similar to
Fig. 3.13 and the relations with respect to Ae,max. Intuitively, a limit cycle
with a higher worst-case amplitude Ae,max will require more input jitter
to quench the limit cycle and thus results in a higher threshold RMS input
jitter σin,th.
3.3.6 Further Analytical Approximations
While the previously developed theory matches excellently with the simu-
lation results, it does not provide simple design intuition. This is because
we still need to solve a system of equations, due to the interdependencies
of σe, σin, σq, Kn, Ks and Ae, in order to find the results. To overcome
this, analytical approximations are made in order to obtain closed form
equations both for the worst-case amplitudeAe,max and the threshold RMS
input jitter σin,th.
Worst-Case Limit Cycle AmplitudeAe,max
As shown in Fig. 3.9, the worst-case amplitude occurs for small values of
the input noise level (σin → 0 ). Unfortunately, this does not allow a direct
simplification of the describing functions of Eqs. (3.14) and (3.15) because
they depend on the noise level σe at the input of the non-linear block and
not on the overall input noise level σin. According to Eq. (3.23), the noise
level σe is a complex function of the describing functions, the input noise
level σin and the standard deviation of the linearization error σq.
By taking the limit of Eq. (3.24) for small loop bandwidths, a spectacular
simplification can be obtained: the contribution of the linearization error
(i.e. σq) will be nearly entirely filtered out. Hence, in this case, the limit
σin → 0 corresponds to σe → 0. Now, the Gaussian-plus-Sinusoid-Input
Describing Function collapses to the Sinusoidal-Input Describing Function
given by Eq. 3.16 [8].
According to the Barkhausen criterion (Eq. (3.19)), this gain Ks has to be
equal to K∗s for a limit cycle to occur. Hence, the oscillation frequency ωs
and K∗s are described by the following relations:
pi
2
= atan
(
ωs
ωp
)
+ ωsTd (3.25)
K∗s =
ωs
ω0
√
1 +
(
ωs
ωp
)2
(3.26)
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Eq. (3.25) defines the oscillation frequency ωs implicitly and should be
inverted to evaluate ωs, but this is very simple. Note that K∗s is fixed and
only depends on ω0, ωp and Td.
Substituting Eq. (3.26) in Eq. (3.16), yields the maximum amplitude of the
limit cycle Ae,max:
Ae,max ≈ 4α
pi
ω0
ωs
1√
1 +
(
ωs
ωp
)2 (3.27)
If the pole ωp is at a sufficiently high frequency relative to ωs, this equation
can be further simplified:
Ae,max ≈ 4α
pi
ω0
ωs
≈ 8α
pi2
Td ω0 (3.28)
From Eq. (3.27) and Eq. (3.28) it is clear that Ae,max is proportional to
ω0 and that there is a linear relation between the Td and Ae,max (if ωp is
at a sufficiently high frequency). This corresponds well to the results of
Section 3.3.5.
In order to determine the accuracy of the made approximations, a scatter
plot is displayed in Fig. 3.15. This plot shows the approximation of Ae,max
(Eq. (3.27)) versus the simulation result of Ae,max obtained from many
simulation runs. Here, the values of ω0, ωp and Td were varied over the
same range as in Figs. 3.13 and 3.14. Also, three cases of the transition
density α were considered. From this figure it is clear that the approximate
expression matches the simulation very well.
Additionally, the difference between the exact GSIDF calculation and the
approximation of Eq. (3.28) was evaluated for the same range of parameter
values as the simulations. It was found that the differences were as small
as 0.1%. Hence, we can conclude that the approximation to neglect the
contribution of the linearisation noise level σq is sufficiently accurate in
this asymptotic case where the noise level goes to zero.
Minimal Input Noise to Quench a Limit Cycle
To find a simple approximation for the threshold RMS input jitter σin,th,
we start from the observation that it corresponds to the case where the am-
plitude of the limit cycle Ae goes to zero. In this case, the GSIDF for the
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Figure 3.15: A scatter plot of simulated Ae,max as a function of the ap-
proximation according to Eq. (3.27) for different values of ω0, ωp, Td and
α.
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Figure 3.16: A scatter plot of simulated σin,th as a function of the approxi-
mation according to Eq. (3.31) for different values of ω0, ωp, Td and α.
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sinusoidal gain (Eq. (3.15)) reduces to:
Ks(Ae, σe)
∣∣
σin=σin,th
= lim
Ae→0
Ks(Ae, σe) =
√
2
pi
α
σe
(3.29)
Again, we face the problem that σe is a complex function of σin, Kn and
σq. To overcome this, once more the limit of Eq. (3.24) for a small loop
bandwidth is taken, which results in σe → σin.
By combining this approximation and Eq. (3.29) with the Barkhausen cri-
terion, we obtain an explicit equation for σin,th:
σin,th =
√
2
pi
α
K∗s
(3.30)
By combining Eq. (3.27) with Eq. (3.30), we can cast this in the following
form:
σin,th ≈ 1
2
√
pi
2
Ae,max (3.31)
which clearly indicates the relation between Ae,max and σin,th.
The equation provides, in combination with Eq. (3.25) and Eq. (3.27), a
very simple and fast way to assess the possibility of limit cycles in a CDR
with a BB-PD. This fast assessment is illustrated in Section 6.2.6.
Analogous to Fig. 3.15, Fig. 3.16 shows a scatter plot of the approxima-
tion of Eq. (3.31) versus the entire batch of simulation results. It is clear
that there is a good matching between the analytical approximation and the
simulations.
Again, the difference between the exact GSIDF calculation and the approx-
imation of Eq. (3.31) was evaluated for the same range of parameter values
as the simulations. It was found that the differences were still within a
2.5% range. Hence, we can again conclude that our approximation is also
sufficiently accurate in the asymptotic case where the limit cycle amplitude
goes to zero.
3.4 Jitter Analysis in Charge Pump CDRs
Now that we assessed the stability of the CDR, we can rely on several
publications which assume that the CDR operates in its normal working
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area3 to predict the key characteristics of a CDR: i.e. the jitter transfer,
jitter generation, and jitter tolerance [2, 20–22].
An important work is [2], where describing functions are used to predict
the jitter characteristics. For the sake of completeness, the most important
aspects of [2] are summarized in this section.
3.4.1 Jitter Transfer and Jitter Generation
To analyze the jitter transfer and jitter generation of the CDR, only random
Gaussian noise is applied to the input of the CDR model (Fig. 3.2). Fur-
thermore we assume that the CDR is stable and no limit cycle is present.
The input of non-linearity can therefore only contain a random component
and the Random-Input Describing Function (Section 3.2.1) can be used to
model the non-linearity of the BB-PD.
The system relations are extracted from the RIDF model shown in Fig. 3.4
and the variance of the phase error σ2e is given by [2]:
σ2e =
∫
B
Sφin |H1(jω)|2 + Sφvco |H1(jω)|2 + Sφq |H2(jω)|2 dω (3.32)
|H1(s)| =
∣∣∣∣ 11 +KnG(s)
∣∣∣∣ (3.33)
|H2(s)| =
∣∣∣∣ G(s)1 +KnG(s)
∣∣∣∣ (3.34)
where Sφin , Sφvco and Sφq are the power spectral densities of the input ran-
dom jitter, the VCO’s phase noise and the linearization error, respectively.
The noise bandwidth B reaches from DC to fdata/2, due to the fact that
the system only reacts on a data edge and hence implicitly incorporates a
sampling operation [2]. The gainKn, the variance of the linearization error
φq and the linear transfer function G(s) are given by Eqs. (3.9), (3.10) and
(3.4), respectively.
The RIDF gain Kn and the phase error variation σ2e can be calculated from
the system of equations given by Eqs. (3.9)-(3.10) and Eqs. (3.32)-(3.34),
when the power densities of the input random jitter Sφin , the VCO’s phase
noise Sφvco and the transition density α are given [2].
3That is, the CDR is stable and no limit cycle is present.
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Subsequently, the solution can be used to determine the power spectral den-
sity of the output phase Sφout [2]:
Sφout = Sφin K
2
n |H2(jω)|2︸ ︷︷ ︸
Jitter transfer
+ Sφvco |H1(jω)|2 + Sφq |H2(jω)|2︸ ︷︷ ︸
Jitter generation
(3.35)
where the first term on the right-hand side in Eq. (3.35) corresponds to the
input phase noise transferred to the output, while the rest corresponds to
the phase noise generated by the internal circuits. This includes the contri-
bution from the phase noise from the VCO and the contribution due to the
linearization error of the BB-PD. The transfer functions H1 and H2 used in
Eq. (3.35) are given by Eqs. (3.33)-(3.34).
3.4.2 Jitter Tolerance
The jitter tolerance is an important metric that describes how much jitter
the CDR can tolerate. This metric is measured by applying sinusoidal jitter
to the CDR and determining the corresponding maximum amplitude that
does not cause the Bit-Error Rate (BER) to exceed a target value (typically
1e-12) [2].
Due to this test procedure, there is a sinusoidal component φe,s present
at the input of the non-linearity next to a random Gaussian noise compo-
nent φe,n. This means that the GSIDF model described in Section 3.2.3 is
required and two different linearized gains are used: one for the random
Gaussian component Kn given by Eq. (3.14) and one for the sinusoidal
component Ks given by Eq. (3.15). Please note that in this case, the si-
nusoidal wave is not caused by any instability or limit cycle but originates
from the applied sinusoidal jitter at the input. The sinusoidal components
φin,s and φe,s can therefore be written as:
φin,s = Ain sin (ωint+ ψin) (3.36)
φe,s = Ae sin (ωint+ ψe) = Ae sin θ (3.37)
with Ain and Ae the amplitudes of the sinusoidal components of the input
phase φin and the phase error φe, respectively. ωin represents the frequency
of applied sinusoidal jitter and θ the instantaneous phase of φe,s. ψin and ψe
describe the initial phases of the sinusoidal jitter φin,s and φe,s, respectively.
The GSIDF model of Fig. 3.5 is incorporated in the complete model of
the CDR for the jitter tolerance measurements. This results in two block
diagrams shown by Fig. 3.17. Similar to in Section 3.3.1, the input phase
φin, the phase error φe, the output of the BB-PD φu and the output of
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the CDR φout are the sum of their random Gaussian and their sinusoidal
component, i.e. at every node x we can write:
φx = φx,n + φx,s (3.38)
 
(a)
(b)
Figure 3.17: The GSIDF model of a CDR with a BB-PD for the jitter tol-
erance measurements with the block diagram for (a) the sinusoidal compo-
nent and (b) the random Gaussian component (identical to the RIDF model
in Fig. 3.4).
The relation between the amplitude of the sinusoidal component of the in-
put phase φin and of the sinusoidal component of the phase error φe can be
derived from the corresponding transfer function, evaluated at the applied
sinusoidal jitter frequency ωin [2]:
Ae =
Ain
|1 +KsG(jωin)| (3.39)
The standard deviation of the random component of the phase error σe
must be calculated by integrating its output power spectrum density over
the noise bandwidth B [2]:
σ2e =
∫
B
Sφin |H1(jω)|2 + Sφvco |H1(jω)|2 + Sφq |H2(jω)|2 dω (3.40)
H1(s) =
1
1 +KnG(s)
(3.41)
H2(s) = − G(s)
1 +KnG(s)
(3.42)
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where the gain for the random Gaussian component Kn, the gain for the
sinusoidal component Ks and the variation of the linearization error σq are
given by Eqs. (3.14), (3.15) and (3.17).
Unfortunately, there are no closed-form formulas for the calculation of σe
and Ae. Instead, the solution to the set of equations can be found via itera-
tion. The procedure is described in Algorithm 2 [2].
Find initial values for Kn and σe assuming that there is only random jitter
Derive initial values for Ks and Ae: use Ks = Kn and Eq. (3.39)
while values for Ks, Kn, Ae, σe and σq are not converged do
Ks and Kn← evaluate Eqs. (3.14) and (3.15) using Ae and σe
σq ← evaluate Eq. (3.17) using Ks, Kn, Ae and σe
Ae and σe← evaluate Eqs. (3.39) and (3.40) using Ks, Kn and σq
end
Algorithm 2: Jitter tolerance calculation procedure [2].
The solution forAe and σe from Algorithm 2 is used to determine the prob-
ability density function of the phase error φe (= φe,s + φe,n). The sinusoidal
jitter component and the ramdom jitter component are independent of each
other and the joined probability function is therefore given by the convolu-
tion of the probability density functions of the random Gaussian component
φe,n and sinusoidal component φe,s [2]:
fn(φe,n) =
1√
2piσ2e
exp
(
−φe,n
2
2σ2e
)
(3.43)
fs(φe,s) =
1
pi
√
A2e − φe,s2
(3.44)
Substituting the calculated values of Ae and σe in the joined probability
function, the BER can be calculated as the probability that the phase error
φe exceeds a prescribed margin. This way, the maximum amplitude of the
applied sinusoidal jitter Ain that achieves a target BER can be determined.
This is repeated for different jitter frequencies ωin to obtain the jitter toler-
ance [2].
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3.5 AD-CDR Phase Domain Jitter Analysis
3.5.1 Sampled-Data Mixed-Signal AD-CDR Model
The block diagram of the proposed All-Digital Clock and Data Recovery,
shown in Fig. 2.8 and repeated here for convenience (Fig. 3.18), is con-
verted to an elaborate sampled-data (mixed-type) discrete/ continuous-time
AD-CDR model shown in Fig. 3.19(a).
Figure 3.18: A block diagram of the proposed next-generation All-Digital
CDR.
The Bang-Bang Phase Detector (BB-PD) compares every clock period Tclk
the phase of the input data φin with the phase of the recovered clock φout
and determines whether the recovered clock is Early or Late. This sub-
block is modeled in Fig. 3.19(a) by two samplers, an ideal substraction and
an edge detector. First, both the input and output phase are sampled and
subtracted from each other. Similar to the phase domain model described
in Section 3.1, the phase error φe,n is then sent through an ideal compara-
tor. The edge detector outputs every period 1/fdata a ‘1’, receptively a
‘0’, when a data transition occurs or not. This signal is multiplied with
the value of the comparator, resulting in a signal φu,n that only adjusts the
control signal when a data transition takes place.
The Digital Loop Filter (DLF) operates at a reduced speed: the digital clock
frequency fdig = 1/Tdig runs at 1/N -th of the recovered clock frequency
fclk = 1/Tclk. Therefore, the output of the BB-PD is first subsampled
by a factor of N before it is processed by the Digital Loop Filter (DLF).
The result of the DLF is a digital signal that controls the Digitally Con-
trolled Oscillator (DCO). The subsampling and DLF behavior is modeled
in Fig. 3.19(a) by sampling the Early/Late signal every digital clock period
Tdig, processing it by a (discrete-time) transfer function HDLF , quantizing
the ouput of the DLF and creating a continuous-time signal through a ZOH.
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The last block is the Digitally Controlled Oscillator (DCO), which changes
the frequency of the recovered clock signal according to the output signal of
the DLF. This block is modeled by the (continuous-time) transfer function
Hdco together with the input-referred phase noise of the DCO φdco.
3.5.2 Aliasing
The discussion above highlights that the proposed AD-CDR is a multirate
system which requires subsampling and interpolation operations. This sub-
sampling operation results in spectral aliasing effects that may degrade the
performance. Such effects become apparent at the AD-CDR output as in-
creased close-in phase noise power spectral density due to the folding of
high-rate noise.
To explain this, we start from the phase domain diagram of Fig. 3.19(a),
which shows a model of our AD-CDR with the two noise sources: φDCO
stands for the input referred DCO phase noise and φin represents the com-
bined effect of the input referred noise of the BB-PD (essentially originat-
ing from input samplers) and the noise in the input signal. With regard to
the in-band phase noise, the contribution of φDCO can be neglected because
when referred to the input, it will be attenuated by the loop filter which has
high gain in the passband. Hence, we need to focus on φin. To understand
what happens with this component we should focus on the input part of the
AD-CDR.
The BB-PD performs two functions: sampling and quantization of the
phase error. The sampling is explicitly shown in the figure by the sampling
switch. Now, we can transform the input branch of the CDR by moving
both samplers Tclk and Tdig in front of the subtraction block at the input,
which is shown in Fig. 3.20. Here we can see that both φin as well as the
output phase φout are sampled by Tclk and then subsampled by Tdig. Now,
due to the low-pass operation of the loop, φout has a low-pass spectrum
with a bandwidth much lower than sampling frequency after subsampling.
Depending on the loop filter settings, the bandwidth of φout will be in the
range of 10-100 MHz, while the residual sampling frequency after subsam-
pling with e.g. a factor N = 16 is 1.56 GHz. This means that the sampling
and subsampling operation does not affect the spectrum of φout. However
φin is a wideband noise signal, with a bandwidth that may be much larger
than fclk. E.g. the noise component coming from an input sampler has the
same bandwidth as the sampler and necessarily this bandwidth must be well
above fclk to sample the input signal successfully. Hence in the first sam-
pling step all the noise energy aliases to the first Nyquist band (from DC to
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Figure 3.20: The phase noise through the AD-CDR: a transformed phase
domain model of the input branch
fclk/2). This is illustrated in Fig. 3.20 as well. When this signal is subse-
quently subsampled by a factor N , another aliasing step occurs, where all
the noise energy aliases again in the band from DC to fclk/(2N). Since the
same noise energy is now contained in a smaller bandwidth, this implies
that the effective input noise spectral density is increased by a factor N .
3.5.3 Discrete-Time Multi-Rate Modeling of AD-CDR
The sampled-data (mixed-signal) discrete/continuous-time model is trans-
formed to a discrete-time multirate model shown by Fig. 3.19(b). The ad-
vantage over the continuous-time sample-data model is that it leads to com-
pact analytical formulations.
In Fig. 3.19(b), the sampled continuous-time signals are indicated by the
superscript ∗ (i.e. the star-operator [23]). For example, the signal φ∗in(t)
symbolizes the sequence of samples (or numbers) which can be related to
the continuous time signal φin(t) [23]. Correspondingly, φ∗in(s) denotes the
periodic expansion of the spectrum of φin(s). In other words, φ∗in(s) is the
Z-transformed φin(z) signal evaluated in z = exp(sT ), where φin(z) is
the Z-transformed signal of the discrete signal φin(nT ) that was obtained
by sampling the signal φin(t) every period T [23].
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Here, we assume that only random jitter is applied at the input of the AD-
CDR and that the AD-CDR does not contain any limit cycles. Therefore,
no sinusoidal component is present at the input of the non-linearity and the
non-linearity can be modeled by the RIDF (discussed in Section 3.2.1).
The continuous-time transfer function of the DCO and the ZOH discrete/
continuous-time interface, is converted to a discrete-time fclk-rate transfer
function using the impulse-invariant method. That is by mathematically
sampling the continuous-time phase impulse response of the DCO at the
fclk-rate in order to capture its development at the rising edges of fclk and
taking the Z-transform [24]:
Z
{
L−1
{
HN (s)
KDCO
s
}∣∣∣∣
t=nTclk
}
= HN (z)
TClkKDCO
z − 1 (3.45)
where the s-domain transfer function of the ZOH interpolation filter is given
by:
HN (s) =
1− e−sTdig
s
(3.46)
andHN (z) represents the fclk-rate z-domain transfer function of the discrete-
time ZOH interpolation filter:
HN (z) =
1− z−N
1− z−1 (3.47)
Furthermore, the model for the subsampling and DLF is adjusted. First,
the sampling by Tdig at the input of the DLF is replaced by a decimation
block ↓ N . Second, an additional interpolation block ↑ N is placed in front
of the ZOH block. This block allows us to define a fdig domain for the
DLF without altering the system relations. Finally, the quantizer is omitted
from the model because the effect of quantizer on the control signal of the
DCO will be negligible compared to the strong quantization behavior of the
BB-PD.
The complete linearized discrete-time multirate AD-CDR model serves as
the basis for the Linear Time-Variant (LTV) anaysis of the AD-CDR which
captures the spectral aliasing effects that are associated with the multirate
operation of the AD-CDR. It accounts for the coexistence of the two clock
domains (fclk and fdig) as well as the primary noise sources per clock do-
main. These are the phase noise of the input data φ∗in, the linearization
error of the BB-PD φ∗q and the input-referred phase noise of the DCO φ∗dco.
As a summary, all AD-CDR model parameters in Fig. 3.19(b) are listed in
Table 3.1.
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Symbol Definition
ω The discrete-time angular frequency that defines the
fclk clock domain. ω ∈ [−pi, pi]
ωdig The discrete-time angular frequency that defines the
fdig clock domain. ωdig = Nω
φ∗in(ω) The spectrum of the fclk-rate sampled input phase.
φ∗e(ω) The spectrum of the fclk-rate sampled phase error.
φ∗q(ω) The spectrum of the fclk-rate sampled linearization
error of the BB-PD. The standard variation σq is de-
fined by Eq. (3.10).
T̂W (ω) The spectrum of the fclk-rate sampled output signal
of the BB-PD.
T˜W (ωdig) The spectrum of the fdig-rate downsampled output
signal of the BB-PD.
φ∗dco(ω) The spectrum of the input referred fclk-rate sampled
phase noise of the DCO.
φ∗out,n(ω) The spectrum of the fclk-rate sampled output phase
of the AD-CDR.
Kn The RIDF gain of the BB-PD, defined by Eq. (3.9).
HDLF (z) The fdig-rate signal transfer function of the DLF, de-
fined by:
HDLF (z) = Kp · z−DKp +Ki · z
−DKi
1− z−1 (3.48)
whereKp andKi are the respective gains of the pro-
portional path and integral path, and DKp and DKi
are the corresponding delays.
HN (z) The fclk-rate transfer function of the ZOH filter that
interpolates the fdig-rate output of the DLF, defined
by Eq. (3.47).
HDCO(z) The fclk-rate transfer function of the DCO, defined
by Eq. (3.45).
Table 3.1: The model parameters of the complete linearized discrete-time
multirate AD-CDR model shown in Fig. 3.19(b).
82 CHAPTER 3
3.5.4 LTV Analysis of Subsampled AD-CDR
The discrete-time multi-rate model given in Fig.3.19(b) has two major is-
sues that complicate the jitter analysis: first, the BB-PD is higly non-linear
and describing functions are needed to allow a pseudo-linear analysis. Sec-
ond, a LTV analysis is required to capture all spectral aliasing effects that
are associated with the actual digital multirate operation [24]. The issue of
non-linearity is already addressed in Sections 3.1-3.4. To deal with the is-
sue of subsampling, our jitter analysis of an AD-CDR is based on the LTV
analysis of an All-Digital Phase Locked Loop (AD-PLL) discussed in [24].
It is, however, impractical to analytically solve both issues simultaneously,
because it would severely increase the complexity and calculation time.
Therefore, it is assumed that describing function gain Kn of the RIDF
model (for the non-linearity) is fixed and known when the analysis of the
multi-rate AD-CDR system is performed.
The describing function gain Kn will be estimated from simulation results
and combined with the Linear Time-Variant analysis described below. As a
result, the jitter contributions from different noise sources in the AD-CDR
can be determined.
Similar to [24], a frequency-approach is followed for the LTV analysis of
the AD-CDR using the discrete-time multirate model of Fig.3.19(b). The
full calculation procedure is added to Appendix A and the results are sum-
marized here.
From the LTV analysis, the power spectral density of the AD-CDR output
phase for uncorrelated noise sources is obtained as:
Sφ∗out,n(ω) ' Sφ∗out,lti(ω)
− |Halias(ω)|2
N−1∑
n=1
∣∣∣∣1 + T (ω − n2piN
) ∣∣∣∣2Sφ∗out,lti (ω − n2piN
)
(3.49)
where Sφ∗out,lti(ω) is the output phase spectrum that is predicted after a tra-
ditional Linear Time-Invariant (LTI) analysis:
Sφ∗out,lti(ω) = |Hn,dco(ω)|2Sφ∗DCO(ω)
+N
∣∣∣∣Halias(ω)Kn
∣∣∣∣2 Sφ∗q (ω)
+N |Halias(ω)|2Sφ∗in(ω) (3.50)
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The different transfer functions in these equations are defined as:
T (ω) = HDCO(ω)HN (ω)HDLF (Nω)
Kn
N
(3.51)
Hn,dco(ω) =
HDCO(ω)
1 + T (ω)
(3.52)
Halias(ω) =
T (ω)
1 + T (ω)
(3.53)
Eqs. (3.49)–(3.53) describe the discrete-time multi-rate model of the pro-
posed subsampling AD-CDR. In Section 3.7.2, these equations are used to
predict the contributions from the different noise sources to the output and
the effect of subsampling in the AD-CDR.
3.6 CID in Subsampled AD-CDR
3.6.1 Idle Time
The AD-CDR should be able to deal with data sequences where the BB-PD
does not receive data edges (and, hence, does not generate Early nor Late
signals) for many clock cycles. In the case without subsampling, this occurs
if the input data contains a long sequence of CID. If this happens the output
of the phase detector is stuck at zero and the feedback is broken such that
the CDR operates temporarily in open loop. This means that the oscillator
runs freely and any frequency difference between the input data rate and
the recovered clock frequency will cause a linear increase or decrease of
the phase difference over time. In a prolonged open-loop situation, this
phase drift will exceed a unit interval causing the AD-CDR to lose its lock,
which means that the CDR operation is disrupted. For an input sequence of
‘k’ CIDs, the idle time of the CDR without subsampling is given by:
Tidle =
k
fdata
(3.54)
where fdata corresponds to the input data rate.
In the case of subsampling, the loop filter operates at lower frequency and
the total idle time Tidle corresponding to a CID input sequence of length k
will be:
Tidle =
N · ceil
(
k
N
)
fdata
(3.55)
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This means, that the idle time due to k CID input bits for the case with
subsampling is almost equal to the case without subsampling.
However, regardless of the CIDs in the full rate input data, it can happen
that after subsampling the phase detection output consists of a long idle
sequence of length l (without any Early nor Late pulse). This occurs, for
example, when the popular Pseudo Random Bit Sequence of length 231−1
(PRBS31) is applied.
A PRBS31 overly stresses the robustness against long idle sequences. Nor-
mally bit shuffling or line coding is incorporated to avoid the occurrence of
long idle sequences, and hence these long idle sequences may not be real-
istic usage scenario. Notwithstanding, we decided that our CDR should be
able to have full functionality with this test sequence. Such a PRBS31 se-
quence contains sequences of k = 31 consecutive identical digits and with-
out subsampling, this corresponds to an idle time of:
Tidle =
k
fdata
=
31 bit
fdata
(3.56)
Moreover, PRBS sequences have several properties. If a PRBS sequence
is subsampled, it yields the same PRBS (but with another seed, which only
results in a time delay). Thus, a PRBS31 sequence that is subsampled by
N results in a PRBS31 sequence but now running at fdataN . Again, this
PRBS31 contains a maximum of 31 consecutive identical bits.
In our AD-CDR, the PRBS sequence is not subsampled, but instead the PD
output is subsampled. This PD output is derived from the edge information
in such a PRBS sequence and the edge information corresponds a differ-
entiated version of the PRBS sequence. Now, let us denote this as a Dif-
ferentiated Pseudo Random Bit Sequence (DPRBS). The DPRBS31 again
has the same generator polynomial as PRBS31. As a result, subsampling
of DPRBS31 also yields the same PRBS31 sequence, but delayed.
The subsampled output of the PD will have a consecutive sequence with
l = 31 idle (‘stuck at 0’) values. This corresponds to an idle time of:
Tidle,subsampled =
N · l
fdata
= N
31 bit
fdata
(3.57)
Hence, in this test scenario, the idle time of the subsampled CDR is N
times larger than for the case without subsampling.
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3.6.2 Phase Drift
There are three components that cause a phase drift during the idle time of
the AD-CDR: the finite DCO resolution, the accumulated noise in the DLF
and the phase noise of the DCO.
Let us first focus on the systematic phase drift between the DCO output
and the ideal clock corresponding to the input data which occurs during
an idle sequence. This phase drift ∆φ is due to the frequency difference
∆f between the DCO frequency and the frequency of the input data. Any
frequency difference will lead to a linear increase or decrease of the phase
difference over time, and hence for a certain idle time:
∆φ = 2pi∆fTidle (3.58)
So in order to maintain correct operation, under all circumstances the abso-
lute value of the phase drift should be less then pi, which leads to:
|∆fworst,case| ≤ 1
2Tidle
(3.59)
So clearly, to tolerate a long idle sequence, the DCO must have a suffi-
ciently high resolution such that quantization error is small. This way, the
DCO frequency will be closer to the desired input data frequency. And
hence, when the loop temporarily opens due to an idle sequence, the corre-
sponding phase drift will remain acceptable.
Next to this, all the noise contributions that are accumulated in the integrat-
ing branch of the DLF can also contribute to the frequency error when the
AD-CDR receives a long CID sequence.
The last effect that lowers the maximum tolerable idle sequence is given by
the random walk process of the phase of the recovered clock during open-
loop operation [25]. This random phase drift has the same effect as the
systematic phase drift and lowering the phase noise of the DCO will reduce
this random walk process.
In this work, the trade-off between the subsample factor, the phase noise
characteristic and the DCO frequency resolution was primarily studied through
simulation (see Section 3.7).
3.7 Simulations of Subsampled AD-CDR
3.7.1 Model
To validate the theory of the LTV analysis of the AD-CDR and to ensure
the correct operation of the AD-CDR with long CID sequences, several
86 CHAPTER 3
simulations were performed.
The simulation are based on a phase domain model (Fig. 3.19(a)) and have
been performed using simulink/matlab. Fig. 3.21 gives an overview of the
complete testbench, while Figs. 3.22(a) and (b) show the details of the BB-
PD block and the Digital Loop Filter block. In these figures, the red color
is used to indicate the blocks which operate at the data rate fdata while the
green color represents the signals and blocks running at the subsampled rate
fdig.
As shown in Fig. 3.21, the input of the AD-CDR is generated by the sum of
a random jitter source (random number) and a frequency offset (ramp). For
the jitter analysis, only the random noise source is used, while the random
jitter source was used in combination with the frequency offset to mimic
the worst-case situation for the CID robustness simulations.
The block diagram of the BB-PD (Fig. 3.22(a)) depicts that every data pe-
riod Tdata (= 1/25 GHz), the phase at the input (‘data’) is compared to phase
of the recovered clock (‘RCLK’). A uniform random process in the inter-
val [0, 1], generated by ‘random occurrence of data transitions’ is used to
simulate the probability of data transition: if this random process outputs a
value lower than 0.5, the model behaves as if a data transition has occurred.
In this case, the output of the BB-PD is equal to the sign of the phase error.
In the other case, the output of the phase detector is set to zero. Therefore,
only 50% of the Early/Late signals are different from zero as would be the
case in a real CDR due to the 50% probability of receiving a data transi-
tion. Additional functionality is added to the blockdiagram of the BB-PD
to simulate long CID sequences. In this test case, the output of the BB-PD
is fixed to zero for a set length l.
The Early/Late signals are sent to the digital loop filter shown by Fig. 3.22(b).
This digital loop filter in the simulation model operates at 1/N times the
data rate. Consequently, the Early/Late signal is subsampled with a factor
N, before it is further processed. The digital loop filter contains a propor-
tional path and an integral path with a quantizer and saturation block. Both
paths are added and constitute the driving signal of the DCO.
To incorporate non-idealities, noise is added to the control signal of the
DCO. This resulting signal is amplified by the gain of the DCO Kdco and
integrated by the DCO operation. The output phase noise of the recovered
clock is fed back to the phase detector (Fig. 3.21).
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no data transition = zero output
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Figure 3.22: Details of the simulation model of the proposed AD-CDR
in Fig. 3.21 with (a) the BB-PD building block and (b) the DLF building
block. The red and green color indicate the fdata-rate and fdig-rate opera-
tion, respectively.
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3.7.2 Phase Noise Simulations
First, we present the phase noise simulations with the simulink behavioral
model together with the results from the LTV analysis. The simulations
results discussed here are performed with the component values which are
extracted from the measurements discussed in Chapter 6. In Chapter 6, the
simulated phase noise is then compared to the measurement results.
The standard deviation of the input noise is set to 60 mrad, while the input-
referred noise of the DCO is set such that the free-running DCO has a phase
noise of−95 dBc/Hz at 10 MHz. The gain of the proportional pathKp and
of the integral path Ki are set respectively to 5 and 2−7. The delay in the
proportional path and in the integral path are respectively DKp = 3 and
DKi = 10
4. Finally, the gain of the DCO Kdco is set to 1.8 MHz/LSB.
From the simulation results, the standard deviation of the phase error σe is
numerically calculated. Using Eq. (3.9), the describing function gain Kn
is estimated. Subsequently, this value is plugged in the LTV analysis to
determine the contribution of the different noise sources in the AD-CDR.
The simulation results for the presented AD-CDR with subsample factors
N = 16 and N = 32 are shown by Figs. 3.23(a) and (b), respectively. The
figures show the simulated spectrum of the output phase together with the
contributions of the DCO noise, the input noise, the linearization error of
the BB-PD and the contribution due to aliasing (LTV). Clearly, the con-
tribution of the LTI model which comprises the contribution of the DCO,
input and BB-PD noise component, completely determines the output phase
of the AD-CDR. Furthermore, the calculated total output noise according
to the LTV analysis matches perfectly with the simulated result. Please
note that the steep downward spikes in the calculated total output noise
are numerical glitches. The comparison between both figures also shows
that an increase of the subsample factor will raise the in-band noise of the
AD-CDR.
3.7.3 Robustness Against CID
To test if the CDR can tolerate idle sequences (after subsampling) of length
l=100, the operation of the phase detector is switched by a ‘Pulse Gener-
ator’ from normal operation to an operation where the output of the phase
detector is fixed to zero for l bits (Fig. 3.22(a)). Additionally, the CDR is
4Note that here, an extra delay was added to the latency of the DLF to include and
simulate the total propagation delay in the AD-CDR circuit.
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Figure 3.23: Phase noise simulations with the different noise contributions
derived from the LTV analysis with subsample factors: (a) N = 16 and (b)
N = 32.
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Figure 3.24: An example of the simulation results for the case where the
subsampled PD output consists of l = 100 idle values (= 64 ns idle time )
tested in a worst-case, where the maximum frequency offset is 0.5 × Least
Significant Bit (LSB) of the DCO.
The phase difference between the DCO and the input is observed and should
remain within the range given by the bathtub curve of the phase detector
(Chapter 6). An example of the simulation results is given in Fig. 3.24. The
figure shows an example when the subsampled PD output consists of l idle
values: the output of the phase detector (Early/Late) remains zero. This
idle sequence lasts:
Tidle =
100 bits
1.5625 · 109 bits/s = 64 ns
In Fig. 3.24, the phase errors are also plotted during the idle sequences.
These phase errors do not exceed±pi · 20ps40ps ( = the range in which the phase
detectors operate error free). Therefore the CDR operates error free and is
able to withstand this idle sequence.
From our simulation results, we confirmed the ability to withstand an idle
sequence of l = 100 subsampled bits. If this subsampled idle sequence
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would originate from a full rate CID sequence, this would correspond to
k = 1600 identical input bits.
3.8 Discussion
One of the major challenges for the design and implementation of an AD-
CDR (see Section 2.5.3) is the complicated analysis of the non-linear and
subsampled system.
This chapter addresses this challenge by firstly investigating the stability
of a Bang-Bang CDR. Until now, authors have always assumed that there
is enough noise in a Bang-Bang CDR such that no limit cycle occurs. In
this work, a pseudo-linear analysis based on describing functions is used to
investigate this. The analysis allows to calculate the worst case amplitude
of a limit cycle and to determine the minimal amount of noise necessary to
avoid limit cycling as a function of the different CDR loop parameters. For
this, the simple analytical approximations of Eqs. (3.25), (3.28) and (3.31)
were found, which can be used for a fast assessment of the limit cycle
sensitivity.
Based on our analysis, it appears that in most CDR systems, there is suf-
ficient noise present to avoid limit cycling. Even in the case that the input
jitter level is too small to avoid limit cycling, it is still likely that the ampli-
tude of the limit cycle will be small enough to allow a correct data recovery
operation. However, in this case the recovered clock will contain significant
jitter peaking, which may be unacceptable. The most dangerous situation
occurs when the CDR loop filter has a large delay and a high linear gain.
Secondly, the analysis method from [2] is summarized, which predicts the
key jitter characteristics of a CDR. This analysis is extended in this work to
incorporate the subsampling operation of an AD-CDR: an LTV analysis is
used to capture the spectral aliasing effects that are not captured by linear
time-invariant models such as in [2]. This LTV analysis has not been per-
formed in literature for an (All-Digital) CDR and is used to determine the
effect of subsampling and the contributions of different noise sources to the
output phase noise of the AD-CDR.
Finally, the robustness against long CID sequences is investigated and veri-
fied using a Simulink model. The simulation results show that the AD-CDR
is able to withstand an idle sequence of l = 100 subsampled bits.
After this analysis and prediction of the behavior of the AD-CDR, we can
proceed with the discussion of the design of the AD-CDR.
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4
AD-CDR Architecture and Design
This chapter gives an overview of the design of the proposed All-Digital
Clock and Data Recovery (AD-CDR) circuit. It starts with the system ar-
chitecture and is followed by an in-depth discussion covering the most crit-
ical building blocks. This also includes an elaborate comparison between
the conventional and the newly proposed Inverse Alexander Phase Detector
(PD).
4.1 System Architecture
The architecture of the AD-CDR is shown in Fig. 4.1. As discussed in Sec-
tion 2.6, it comprises a Bang-Bang Phase Detector (BB-PD), a subsampling
block, a Digital Loop Filter (DLF) and a Digitally Controlled Oscillator
(DCO).
To relax the circuit requirements, the DCO operates at the quarter-rate and
outputs 8 clock signals that have equally spaced clock phases. These clock
phases are sent to the BB-PD and are used to sample the data. With a
25 Gb/s data input, a Bang-Bang Phase Detector is the optimal choice, be-
cause this type of PD provide simplicity in design, good phase adjustment
and can work at high speeds [1]. Additionally, BB-PDs have the advan-
tage that the output is already digital, making this PD very suitable to drive
the Digital Loop Filter. However, the operating frequency of the PD is too
high to allow direct synthesis of the loop filter [2]. To reduce its operating
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frequency, the phase information is subsampled N=16 times, indicated with
↓ N in Fig. 4.1. This means that once out of every N clock cycles the output
of the BB-PD is sent to the DLF. The subsampled signal is filtered by the
DLF and the resulting signal controls the DCO such that the phase error is
reduced. Furthermore, because the input data is sampled with these quarter-
rate clock signals, the output data is automatically parallelized, simplifying
further processing.
Figure 4.1: The system diagram of the AD-CDR.
4.2 Bang-Bang Phase Detector
In recent years, some new BB-PD topologies have come up [3, 4]. How-
ever, these topologies have either a high complexity or the data retiming
and the phase detection operation are not performed in the same circuit.
The latter requires an explicit decision circuit and intrinsically introduces
skew between both circuits. This is unfavorable for high speed data com-
munication applications [5]. Therefore, the Alexander PD topology [6],
including variations such as the half-rate, the quarter-rate, the multilevel,
and the majority-voting variant, is the most commonly used PD in high
speed designs with data rates larger than 10 Gb/s.
In this section, the Inverse Alexander PD is introduced which is an im-
provement over the established and well known conventional Alexander PD
without increasing the complexity of the circuit. This is verified by com-
paring the Bit-Error Rate (BER) performance of this improved PD with the
conventional Alexander PD for multiple cases of duty-cycle distortion and
subsample factors.
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4.2.1 Comparison of Alexander and Inverse Alexander PD
The Conventional Alexander PD
The conventional Alexander phase detection is based on three successive
data samples which are sampled at twice the data clock frequency. In a
typical full-rate Clock and Data Recovery (CDR), this is done by sampling
the data both on the rising and the falling edges of the full-rate recovered
clock Clk. By monitoring the differences between the three sampled val-
ues, it can be detected whether a data edge has occurred and if this data
edge occurs before or after the corresponding clock edge. A typical imple-
mentation is based on 2 wideband input data samplers, 2 delaying flip-flops
and is shown in Fig. 4.2(a). For the actual phase detection, the 3 successive
samples, available at nodes S0, S1 and S2 are used.
To understand the operation, 3 possible waveforms are considered in Fig. 4.3.
First, the ideal locking condition is shown in Fig. 4.3(a). In this case, the
value of sample S1 is undefined and in practice due to noise the PD will
randomly produce an Early or a Late pulse. Fig. 4.3(b) shows the case
where the clock edge leads on the data edge (Early) and Fig. 4.3(c) shows
the case where the clock edge lags on the date edge (Late). In the absence
of data transitions (not shown in the figure), all three samples S0, S1 and
S2 are equal and the xor gates (Fig. 4.2(a)) will set both the Early and the
Late signals to zero. These relations are summarized as [5]:
Early :S0 ⊕ S1 = 0, S1 ⊕ S2 = 1 → Clk frequency ↓
Late :S0 ⊕ S1 = 1, S1 ⊕ S2 = 0 → Clk frequency ↑
Others :S0 ⊕ S1 = S1 ⊕ S2 → Do not adjust clk
Fig. 4.3(a) shows that once the CDR has settled, the samples S0 and S2
correspond to two successive data output (Dout) samples, while sample S1
occurs at the transition of the data.
The Inverse Alexander PD
The proposed Inverse Alexander PD is shown in Fig. 4.2(b). Obviously, it
has the same schematic as the Alexander PD, but the Early and the Late
signal are interchanged, which leads to an inversion of the sign in the CDR
loop:
Early :S0 ⊕ S1 = 1, S1 ⊕ S2 = 0 → Clk frequency ↓
Late :S0 ⊕ S1 = 0, S1 ⊕ S2 = 1 → Clk frequency ↑
Others :S0 ⊕ S1 = S1 ⊕ S2 → Do not adjust clk
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(a)
(b)
Figure 4.2: (a) The conventional Alexander PD and (b) the Inverse Alexan-
der PD circuit.
Figure 4.3: Waveforms for the locking behavior of the Alexander PD :
(a) Ideal locking condition with phase difference ∆φ = 0.5 UI; (b) Early
condition; (c) Late condition.
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The inversion of the sign in the CDR loop causes the CDR to settle to a
different equilibrium point. As shown in Fig. 4.4(a), the Inverse Alexander
PD will align the rising edges of the clock signal with the data edges. If the
rising edge of the clock leads (is Early), the first sample, S0, is unequal to
the last two and the clock frequency must decrease (Fig. 4.4(b)). Vice versa,
if the rising edge of the clock lags (is Late), the last sample, S2 differs from
the first two and the clock frequency must increase (Fig. 4.4(c)). In lock,
the middle sample, S1, corresponds with the data sample Dout while the
other sample moments S0 and S2 occur at the data transitions.
Figure 4.4: Waveforms for the locking behavior of the Inverse Alexander
PD : (a) Ideal locking condition with phase difference ∆φ = 0 UI; (b)
Early condition; (c) Late condition.
4.2.2 PD Characteristics
Full-Rate Operation
The output characteristic of both the conventional and the Inverse Alexan-
der PD are shown in Figs. 4.5(a)-(b). Here it is assumed that all waveforms
are ideal (as in Figs. 4.3 and 4.4). If a data edge occurs, either a 1-bit Early
or Late pulse will be generated, which for both PDs results in the well
known bang-bang action. For both PDs, there is only one stable locking
point, which corresponds to a phase shift of half a Unit Interval (UI) for
the conventional and to zero phase shift for the Inverse Alexander PD (also
indicated on the figure).
However, in practice the waveforms are not ideal and several imperfections
occur. E.g. if the recovered clock operates at quarter-rate (as is the case
for the prototype, see Section 4.3), there will definitely be imperfections
affecting the sampling times for the samples S0–S2 (Fig. 4.3 and Fig. 4.4).
Also the input data waveform will be imperfect and exhibits e.g. pulse
width jitter and unequal rise and fall times. These effects translate to duty-
cycle distortion which affects the behavior of both PDs.
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Figure 4.5: Simplified (single pulse) PD output characteristics at full rate
operation for the case of ideal waveforms: (a) the Alexander PD , (b) the
Inverse Alexander.
Figure 4.6: Simplified (single pulse) PD output characteristics at full rate
operation for the case of duty-cycle distortion: (a) the Alexander PD and
(b) the Inverse Alexander PD.
Duty-cycle distortion means that the duration of a logic-‘0’ differs from the
duration of a logic-‘1’ [7]. The notations T0 and T1 are used to represent
respectively the duration of an occurrence of a single logic-‘0’ and a single
logic-‘1’ affected by duty-cycle distortion; where the sum of T0 and T1
always equals 2 UI. Note that when T1 equals 1 UI, there is no duty-cycle
distortion and when T1 < 0.5 UI, the duty-cycle distortion is too large to
have any useful operation of the CDR. The reciprocal case when T1 > T0,
is analogous.
To examine the influence of duty-cycle distortion, the output characteristics
of both PDs are determined and shown in Figs. 4.6(a)-(b) for the artificial
case of a data stream with a single logic-‘1’ data pulse. This means that
there are two consecutive data transitions. When examining this case, it
turns out that apart from the normal Early and Late cases, two anomalous
states occur. The first anomalous case, shown in Fig. 4.7(a), occurs around
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the locking point of the conventional PD. Here an Early pulse is immedi-
ately followed by a Late pulse. If the PD is operated at full speed, this will
be filtered by the low pass loop filter and essentially translate in a net null
action. The second anomalous case is shown in Fig. 4.7(b) and is most rel-
evant for the Inverse Alexander variant. Both the Early and Late signal are
simultaneously active. This is normally an illegal state, but in practice most
loop filters (e.g. the popular charge pump [5] and also the DLF used in the
prototype) deal with this situation by interpreting this as a net null action.
Both these anomalous cases occur for phase errors near the equilibrium
locking point and broaden the locking point into a locking region which is
illustrated in Figs. 4.6(a)-(b). For the conventional Alexander the locking
range corresponds to the Early immediately followed by Late case, whereas
for the Inverse Alexander the locking range corresponds to the simultaneous
both Early and Late case. Despite of this difference, both cases are almost
equivalent when the PDs are operated at full rate.
Figure 4.7: PD waveforms for data with duty-cycle distortion correspond-
ing to the anomalous cases (a) Alexander Early immediately followed by
Late (most relevant for conventional Alexander), and (b) Simultaneous
Early and Late (most relevant for Inverse Alexander).
Subsampled Operation
When the PD is subsampled only one out of N of the PD output values is
used. When the PD characteristics is studied for the case of ideal wave-
forms, the same result as Figs. 4.5(a)-(b) is still obtained. However, in the
case of duty-cycle distortion, the simultaneous both Early and Late case
remains unchanged, but the Early immediately followed by Late case is al-
tered because one of the 2 successive samples will be lost and since the
data is not correlated to the subsampling process, randomly either Early or
Late will be selected as shown in Fig. 4.8. This means that a significant
amount of excess random jitter is injected in the loop which will increase
the probability of bit errors. This problem occurs in the locking region of
the conventional Alexander PD and not for the Inverse Alexander PD. For
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Figure 4.8: Simplified (single pulse) PD output characteristics at subsam-
pled rate operation: (a) the Alexander PD for the case of duty-cycle distor-
tion and (b) the Inverse Alexander PD for the case of duty-cycle distortion.
this reason the Inverse Alexander PD is expected to have a greatly improved
performance when the PD is subsampled.
4.2.3 Performance
To study the performance, simulations were performed. A CDR with an
Alexander PD is compared with a CDR containing an Inverse Alexander
PD. For both CDRs the loop parameters are equal and the locking behavior
and the BER performance are discussed.
Locking Behavior
The simulation result of the locking behavior is illustrated in Fig. 4.9. Here,
random data with a duty-cycle distortion was applied to a CDR with the
conventional PD and to an identical CDR with the Inverse Alexander PD.
The corresponding simulated input data eye diagram is shown in Fig. 4.9(a).
This eye diagram shows that the duty-cycle distorted input data contains 4
possible data transition instants. Two instants correspond to a ‘101’ pulse
with the duration of the logic-‘0’ larger than 1 UI while the other two tran-
sitions originate from a ‘010’ pulse with a pulse width smaller than 1 UI.
The corresponding infinite persistence waveforms of the recovered clocks
of both CDRs are shown as well (Figs. 4.9(b)-(c)). From these waveforms,
the following observations can be made: first, the recovered clocks of the
conventional Alexander CDR and the Alexander CDR have a phase dif-
ference of about 0.5 UI and respectively the falling and rising edge of the
recovered clocks are aligned to middle of the falling and rising edges of
the duty-cycle distorted input signal. Hence, both recovered clocks are al-
most each others inverse. Second, it is clear that the recovered clock of the
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Inverse Alexander CDR exhibits much less jitter than the conventional one.
Figure 4.9: Simulink simulations of the locking behavior in the case of a
pronounced duty-cycle distortion with (a) the eye diagram of input data, (b)
the persistence view of the recovered clock of a CDR with a conventional
Phase Detector, and (c) the persistence view of the recovered clock of a
CDR with an Inverse Alexander Phase Detector.
BER
In the case that no subsampling is present in the system, the expectation
is that the BER curves for both systems are equal, because the characteris-
tics of both PDs (Fig. 4.5) are identical apart from the phase shift in ∆φ.
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Hence the system will react in a similar way and this results in the coinci-
dence of the BER curves. This is confirmed by the simulations as shown
in Fig. 4.10(a). Additionally, Fig. 4.10(a) illustrates that the BER becomes
worse when the duty-cycle distortion increases. This is because the shorter
logic-‘1’ levels become more susceptible to jitter. As mentioned above, the
cases for T1 = 0.8 UI and T1 = 1.2 UI are analogous and result in the
same BER curves. These curves are omitted from the figures.
Fig. 4.10(b) illustrates the BER for a 4-times subsampled CDR. In this case
the Inverse Alexander PD performs better than the Alexander PD. This is
because subsampling causes the output characteristic of the PDs to change:
especially the Early immediately followed by Late-zone which resulted in a
net zero action when no subsampling was present. Due to the subsampling
only one signal of the two subsequent Early and Late signals is sampled.
In this way, the Early and Late signal will not cancel out rapidly as was
the case without subsampling. This will undesirably lead to an adjustment
of the frequency and cause fluctuations in the phase difference. For the
Alexander PD this results in a worse BER, because its locking region is
located in the Early immediately followed by Late-zone. For the Inverse
Alexander PD, the BER will also degrade due to the lower update rate of
the error signal. However, this degradation is less severe because the out-
put characteristic in the locking region for the Inverse Alexander PD (i.e.
simultaneous both Early and Late-zone) remains the same when subsam-
pling is applied. Fig. 4.10(b) shows that the Inverse Alexander PD is con-
sistently better than the conventional Alexander PD and the difference be-
comes more pronounced for high levels of duty-cycle distortion and/or low
levels of jitter, e.g.: for a typical case with 0.05 UI RMS input jitter and a
subsample factor of 4, the Inverse Alexander PD reaches a BER which is
20 times better than the BER for the Alexander PD.
4.3 Digitally Controlled Oscillator
For the DCO, a quarter-rate architecture [8] is used. This means that the
DCO operates at one fourth of the data speed, and provides the required
sample-time resolution in the form of 8 uniformly-phase-shifted clock pha-
ses. This can conveniently be realized by a 4-stage differential ring oscilla-
tor and significantly relaxes the requirements on the clock buffers and BB-
PD circuitry. For a 25 Gb/s data input, this means that the DCO frequency
will be 6.25 GHz. The operation of the quarter-rate topology is illustrated
in Fig. 4.11 where a ‘1010. . . ’ waveforms of the input data sequence and
of the 8 different clock phases are shown for the case that the AD-CDR is
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Figure 4.10: The BER performance: (a) no subsampling; (b) subsample
factor = 4.
Early.
Using the quarter-rate clock phases, the input data is sampled. In the ideal
locking condition, the even clock phases are perfectly aligned with the data
edges, while the odd clock phases are in the middle of the data symbol,
which is the ideal sample moment. Per clock period, there are 4 sets of three
consecutive samples and each set of three consecutive samples can be used
by the Inverse Alexander PD operation to generate an Early/Late signal.
In the design, only 1 out of these 4 Early/Late signals is used: i.e. only
clock phases Clk0, Clk1 and Clk2 are used to gather the phase information
(Early/Late). Of course, still all the data need to be recovered, which can
be done by using the odd clock phases to sample the input data. The net
result is that clock phases Clk4 and Clk6 are not used and that the phase
information is already subsampled by a factor of 4 in the PD.
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Figure 4.11: Waveforms of a ‘1010’ data sequence and the 8 clock phases
when the AD-CDR is Early. The red clock phases correspond to edge-
related samples and the black to data-related samples (as in Fig. 4.4).
Due to the use of this quarter-rate topology, the output of the BB-PD is thus
automatically parallelized which demonstrates that the quarter-rate opera-
tion significantly relaxes the requirements on the clock buffers and BB-PD
circuitry and simplifies further processing.
4.4 Digital Loop Filter
A typical DLF consists of a proportional and integral path and can be de-
scribed by the discrete-time transfer function HDLF (z) given by:
HDLF (z) = Kp · z−DKp +Ki · z
−DKi
1− z−1 (4.1)
where Kp and Ki are the respective gains of the proportional path and in-
tegral path, and DKp and DKi are the corresponding delays. In the imple-
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mented DLF, both the proportional and integral gain setting can be adapted,
while the delays are hard wired. The delay in the proportional path and
in the integral path are a consequence of the implementation discussed in
Chapter 5 and are respectively DKp = 2 and DKi = 9 digital clock cycles.
Especially the delay in the proportional path should be limited in order to
avoid stability issues, but with the expected jitter in the CDR loop, this
delay (DKp = 2) is low enough to ensure its stability [9].
Note that this DLF is connected directly following the subsampling block
(Fig. 4.1) to allow automatic synthesis of the entire DLF. Consequently, the
proportional and integral path are equally affected by the subsampling.
4.5 Subsampling
In the 40 nm Low Power CMOS process used in this work, the maximal
clock speed should not exceed 1.75 GHz to enable an automated design
(synthesis, place and route) of this DLF. This means that, even with the
subsampling by a factor of 4 that already occurs in the PD, the operating
frequency at the output of the BB-PD is still too high: e.g. if the CDR
operates at 25 Gb/s the output of the BB-PD operates at 6.25 GHz. Hence,
this operating frequency has to be further reduced to facilitate the imple-
mentation of the DLF. Therefore, the output of the BB-PD is additionally
subsampled by a factor of 4. The subsampling is thus realized in two steps.
First, the subsampling operation is incorporated in the quarter-rate PD. Sec-
ondly, additional subsampling is implemented before the data is processed
by the DLF. Overall, this means that the DLF will only receive an output
signal of the PD once out of every N (=16) data periods. In Fig. 4.1, the
subsampling corresponds to the block ‘↓ N ’.
Although a higher level of subsampling would further reduce the area and
the power of the DLF, a higher subsample factor will not lead to an overall
optimal power efficiency. This is because the CDR should be able to deal
with data sequences where the BB-PD does not receive data edges (and
hence does not generate Early nor Late signals) for many clock cycles.
As discussed in Section 3.6, an adequate robustness to these long idle se-
quences can be maintained for an increasing value of the subsampling factor
N if the DCO phase noise and resolution are improved accordingly. This
indicates that there is a trade-off for the subample factor N in the sense that
increasing N will decrease the power consumption of the DLF but increase
the required power consumption in the DCO. The behavioral simulations
(Section 3.7.3) indicate that choosing N = 16 is an adequate compromise.
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According to simulation, with this setting, the circuit should be able to
tolerate input data streams which after PD subsampling have an idle (sub-
sampled) sequence length l of over 100.
4.6 Discussion
This chapter presents the architecture of the proposed AD-CDR. The major
challenge for implementing an AD-CDR is, as discussed in Section 2.5.3,
the reduction of the operating speed of the automatic synthesized DLF.
In this work, this is implemented by subsampling the phase information
N = 16 times.
The challenge of a high-speed, energy efficient phase detector (Section 2.5.3)
is faced in this chapter by introducing the newly proposed Inverse Alexan-
der phase detector. With minimal effort – inverting the sign of the Alexan-
der phase detector –, all the advantages of the conventional Alexander phase
detector are maintained while improving the BER significantly in the situ-
ation that the CDR uses subsampling.
Finally, a DCO completes the AD-CDR architecture. For the design of
the DCO in our AD-CDR, a quarter-rate architecture is used. This means
that the DCO operates at one fourth of the data speed, and provides the
required sample-time resolution in the form of 8 uniformly-phase shifted
clock phases. For a 25 Gb/s data input, this means that the DCO frequency
will be 6.25 GHz. The outputs of the BB-PD, i.e. the Early/Late-signal
and recovered data, are thus automatically parallelized. This demonstrates
that the quarter-rate operation significantly relaxes the requirements on the
clock buffers and BB-PD circuitry and simplifies further processing.
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Circuit Implementation
After the system analysis in Chapter 3 and the illustration of the design
in Chapter 4, this chapter discusses the implementation of the All-Digital
Clock and Data Recovery (AD-CDR) circuit. A top-down approach is
given, which starts with the description of the top-level implementation.
Subsequently, the implementation of each building block is given in detail,
i.e.: the Bang-Bang Phase Detector (BB-PD) & subsampling, the Digital
Loop Filter (DLF), the Digitally Controlled Oscillator (DCO) and the cali-
bration.
5.1 Top-Level Implementation
The top-level implementation of the All-Digital Clock and Data Recov-
ery is shown in Fig. 5.1. In the physical partitioning, the exploitation of
automated digital tools is maximized. Therefore, a part of the BB-PD is
pushed after the subsampling such that it could also be automatically syn-
thesized. The result is that the BB-PD and the subsampling block are inter-
twined. The implementation consists of 6 high-speed samplers followed by
a retiming block, a subsampling block and the (automatically synthesized)
phase detection logic. Additionally, the AD-CDR comprises an automati-
cally synthesized digital loop filter, a clock divider and a DCO.
The 6 high-speed samplers are driven each by their own 6.25 GHz clock
phase coming from the DCO. 4 samplers out of the 6 are used to sample the
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data, while the other 2 samplers are used to sample the edges. As mentioned
in Section 4.3, 2 out of the 8 uniformly-phase-shifted DCO clock phases are
not used.
In the retiming block, all the collected samples (i.e. 4 data samples and 2
edge samples) are aligned to 1 clock phase. The retimed samples of the
data constitute the recovered data (the actual AD-CDR output), while the
phase information, which adjusts the AD-CDR to reduce the phase error, is
subsampled to 1.56 Gb/s. This phase information is sent to the synthesized
digital block (running at 1.56 GHz) where first, the phase detection logic
calculates the Early and Late signals. These are then further processed by
the DLF which controls the quarter-rate DCO.
5.2 BB-PD and Subsampling
The implementation of the BB-PD & Subsampling comprises two parts: a
full custom designed block and the automatically synthesized phase detec-
tion logic. A more detailed view of the full custom block consisting of the
high-speed samplers, the retiming block and the subsampling block is given
in Fig. 5.2.
5.2.1 Sampler
First, the incoming 25 Gb/s data is sampled with a high-speed sampler
which is implemented as a sense amplifier flip-flop [1–6]. The sense ampli-
fier flip-flop has a fast sense amplifier input followed by a slower regener-
ative latch (Fig. 5.3). The fast sense amplifier has the advantage that it has
a very short time window in which the data is captured. This way the data
can be correctly sampled with a quarter-rate clock phase. Furthermore, the
regenerative dynamic latch holds the data.
This makes the sense amplifier flip-flop an ideal choice for a subsampling
stage, which needs to capture the high-speed input data very quickly, but
has relaxed requirements on the clock-to-output delay. Therefore also the
timing requirements of the subsequent digital gates to process the sampled
data at a reduced speed are relaxed. The device sizes of the implemented
sense amplifier flip-flop shown in Fig. 5.3 are summarized by Table 5.1.
5.2.2 Retiming
The 6 sampled data signals (4 corresponding to actual data samples and 2
corresponding to edge samples) are sent to the retiming block, which aligns
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Figure 5.3: The sampler circuit: sense amplifier flip-flop with a fast sense
amplifier input and a slower regenerative latch.
Transistor L W
M0 40 nm 8.4 µm
M1 - M4 40 nm 2.4 µm
M5 - M6 40 nm 4.8 µm
M7 - M10 40 nm 3.6 µm
M11 - M12 40 nm 1.2 µm
M13 40 nm 0.6 µm
M14 40 nm 1.2 µm
M15 - M16 40 nm 1.8 µm
Invertor: pmos 40 nm 2.4 µm
Invertor: nmos 40 nm 1.2 µm
Table 5.1: The device sizes of the sense amplifier flip-flop shown in Fig. 5.3
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the samples to one clock phase.
For this, two types of dynamic flip-flops clocked with the opposite clock
edge are used. The sampled input data from clock phases zero to three, is
retimed by an array of positive edge triggered dynamic flip-flops of type I
(Fig. 5.4). This is a standard dynamic flip-flop, shown in Fig. 5.5(a). 3 of
these retimed samples that contain the information of two edges (Edge0,
Edge1) and one intermediate data symbol (Dout0), are used for the phase
alignment but first have to be subsampled (see Section 5.2.3).
Figure 5.4: The retiming circuit consisting of an array of retiming type I
(postive edge triggered) flip-flops and an array of type II (negative edge
triggered) flip-flops. Red is used for edge-related samples and black for
data-related samples (as in Fig. 4.4).
To relax the timing requirements of the flip-flops, the sampled input data
from clock phases five and seven is retimed by an array of type II (negative
edge triggered) dynamic flip-flops (Fig. 5.4). This type is clocked with the
opposite clock edge compared to type I, but an additional half clock cycle
delay is incorporated (Fig. 5.5(b)) such that all samples are retimed to the
same clock edge.
The devices sizes of the dynamic flip-flops shown in Fig. 5.5 are summa-
rized by Table 5.2.
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(a)
(b)
Figure 5.5: The flip-flops used in the retiming circuit: (a) type I (positive
edge triggered) dynamic flip-flop and (b) type II (negative edge triggered)
dynamic flip-flop.
Transistor L W
M1, M5, M9 40 nm 0.6 µm
M2, M6, M10 40 nm 0.6 µm
M3, M7, M11 40 nm 1.2 µm
M4, M8, M12 40 nm 0.6 µm
Table 5.2: The device sizes of the dynamic flip-flops shown in Fig. 5.5.
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5.2.3 Subsampling
Before the phase alignment information can be sent to the digital block,
this information has to be subsampled by a factor of 4 (Fig. 5.2). This
subsampling is performed in two steps (Fig. 5.6), where for each step the
clock frequency is first divided by two and then applied as clock signal to
an array of three type I dynamic flip-flops. Because the input data of the
flip-flops is twice the speed of the corresponding clock input, the data is
subsampled by a factor of 2. Overall, the input data is thus subsampled by
a factor of 4 and the clock signal is divided by 4. This divided clock is used
as clock signal for the digital block.
Figure 5.6: The subsampling circuit.
5.2.4 Digital Phase Detection Logic
Next to the full custom blocks, the BB-PD & Subsampler comprises the
synthesized digital phase detection logic. This part is automatically gener-
ated from a Verilog description, which corresponds to the schematic shown
in Fig. 5.7. It compares the consecutive samples and determines whether
the clock leads or lags the data, according to the Inverse Alexander opera-
tion [7].
5.3 Digital Loop Filter
The implementation of the automatically generated DLF is shown in Fig. 5.8.
The DLF receives anEarly/Late signal from the phase detection logic and
this signal is then processed by a proportional and an integral path. The
proportional path directly amplifies the Early/Late signals with−Kp and
Kp, respectively. To maintain the stability of the AD-CDR, the delay in this
path is minimized and the implementation is made as simple as possible.
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Figure 5.7: The digital phase detection logic.
To achieve this, Kp is always an integer and the output is a 7-bit ther-
mometer code. Now, the proportional path can simply be implemented by
selecting or deselecting ‘Kp’ of the thermometer-coded output bits. These
bits directly drive the fine-tuning input of the DCO (see Section 5.4). This
configuration allows the gain Kp to be set between 0 and 7.
The integral path of the DLF is implemented as a multi-rate architecture.
That is, a Clk/2-domain is created to reduce the clock speed which facil-
itates the implementation of the accumulator. Therefore, the Early/Late
signal is demuxed by a factor of 2. The internal accumulator has a high res-
olution of 16 bit. This allows the use of a broad range of integral gains Ki,
which can be set to integer powers of 2. However, to avoid a bulky DCO de-
sign, only the 5 most significant bits of this 16 bit word are converted to a 31
bit thermometer-coded word which drives the DCO. In contrast to a binary-
weighted coding, this thermometer coding increases the robustness against
parasitic effects and reduces glitches when switching between states. In
total, the DCO is controlled (in standard operation) by 45 (=7+7+31) bits
each driving a unit varactor which corresponds to a resolution of 5.5 binary-
weighted bits.
Furthermore, there are some signals shown in Fig. 5.8 that are not used
in normal operation: first there is a ‘from FD’ signal, which is used in the
calibration process of the DCO (see Section 5.5) and which can be activated
by the control signal ‘Calibration’. Second, there is also a ‘a fixed DCO
setting’ signal which is only used for debug purposes and gives the ability
to characterize the DCO separately. This signal is activated by the control
signal ‘DCO Characterization’.
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5.4 Digitally Controlled Oscillator
To generate the 8 uniformly-phase-shifted clock phases for the aggregated
25 Gb/s BB-PD operation, the DCO is implemented as a 4-stage ring os-
cillator with differential delay cells (Fig. 5.9) [8].
(a) (b)
Figure 5.9: The DCO structure: (a) ring oscillator and (b) delay cell.
The delay cell is shown in Fig. 5.9(b). It can be tuned by tuning the tail
bias current or by tuning the load network. For the load, a coarse tuning
and a fine tuning was distinguished. The coarse tuning has 6-bit resolution
and is only used during calibration of the DCO (see Section 5.5) and is
implemented by switching binary-weighted resistors on or off.
The fine tuning is done by tuning the load varactors. During normal AD-
CDR operation only this fine tuning is used. It is implemented as follows:
the thermometer-coded words from the DLF (see Fig. 5.8) switch unit var-
actors on/off. To reduce the area of the ring oscillator and achieve a good
resolution, the varactor units are distributed equally over the 4 delay cells.
Per Least Significant Bit (LSB) of the fine tuning word, only one varactor
is switched. However, the clock phases of the DCO have to be kept equally
spaced as much as possible. Therefore, the on/off switching of the varactors
is sequenced across the different delay cells: 1. toggle a varactor in the first
delay cell, 2. toggle a varactor in the third delay cell, 3. toggle a varactor
in the second delay cell, 4. toggle a varactor in the fourth delay cell, etc.
The tune mechanism through the tail bias current is in principle not needed,
because according to simulation the entire operating range could be suffi-
ciently covered with the load tuning alone. However, this tuning was added
to achieve a larger robustness versus process variations, such that the entire
intended frequency range has sufficient coverage even under unforeseen
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process conditions. Here, a 4-bit current control was implemented on the
chip.
5.5 Calibration of the DCO
Before normal AD-CDR operation, where only the fine-tuning of the DCO
is adapted, the DCO frequency should first be adjusted to within about ±
30 MHz of the correct quarter-rate frequency of the data rate (e.g. 6.25 GHz
for 25 Gb/s input data). For this, a coarse tuning of the DCO is performed
in a calibration cycle at startup. This is done through an automatic fre-
quency control loop which is based on an external reference clock and
counters [9].
The frequency control loop counts the number of clock cycles of the digi-
tal clock and external reference clock. These numbers are compared with
SPI configured registers and the coarse settings are then gradually adjusted.
This procedure is repeated until the DCO lies within about±30 MHz of the
correct desired frequency.
The circuit is incorporated in the synthesized digital block. The power
overhead of this calibration procedure is negligible: the synthesized circuit
is only based on simple counters and comparators and consumes almost no
power (approximately 0.75mW).
5.6 AD-CDR ASIC Layout
The AD-CDR is fabricated in a 40 nm Low Power CMOS technology. The
low power flavor is not favorable for a high-speed circuit, but was selected
based on the available tape-outs. The drawn layout is shown in Fig. 5.10(a),
while a photograph of the (pad-limited) manufactured AD-CDR Applica-
tion Specific Integrated Circuit (ASIC) is shown in Fig. 5.10(b). The legend
for the annotation on both figures is shown in Fig. 5.10(c). The complete
chip dimension measure about 1.85 mm × 1.85 mm.
A zoomed-in photo of the AD-CDR core together with an annotated lay-
out view, is shown in Fig. 5.11. The core-area of the AD-CDR is only
0.050 mm2.
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(a)
(b)
(c)
Figure 5.10: The complete AD-CDR ASIC: (a) the drawn layout, (b) a
photo of manufactured ASIC and (c) the legend.
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Part III
Results and Conclusions

6
Experimental Results
This chapter presents the results obtained by the measurements performed
on the All-Digital Clock and Data Recovery (AD-CDR) Application Spe-
cific Integrated Circuit (ASIC). It starts by discussing the electrical and the
optical experimental test setups. Subsequently, it gives the measurement
results of the AD-CDR ASIC in continuous and burst mode operation. Ad-
ditionally, the comparison of the measurements results of the conventional
and Inverse Alexander Phase Detector (PD) is highlighted.
6.1 Measurement Setups
To test the fabricated AD-CDR, a dedicated high-speed Printed Circuit
Board (PCB) (Fig. 6.1) was developed to provide the required inputs to
the chip and observe the necessary outputs. The test board was designed
such that the AD-CDR ASIC could be wire bonded directly to the PCB
(Fig. 6.2), eliminating any interconnection parasitics that would degrade
the signal quality when using a standard package. Additionally, the trans-
mission lines on the PCB are matched to the 50 Ω input impedance of the
input buffers of the AD-CDR.
Unfortunately, the received samples (all from the same wafer) were appar-
ently from a slow process corner. This forced us to increase the Digitally
Controlled Oscillator (DCO) supply voltage to 1.15V (instead of the nomi-
nal value of 1.1V). For the Bang-Bang Phase Detector (BB-PD) and synthe-
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Figure 6.1: The AD-CDR testboard.
Figure 6.2: A photo of the implemented chip wire bonded on a high-speed
PCB.
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sized logic we had to increase the voltage to 1.25V. All the measurements
reported in this chapter were done with these increased supply voltages.
6.1.1 Electrical Test Setup
For all electrical tests, except the measurements of the samplers sensitivity,
a clock generator and a bit pattern generator were used (Fig. 6.3). The clock
generator creates a 25 GHz clock signal that provides the necessary timing
information to the bit pattern generator. Additionally, this clock generator
has the functionality to add sinusoidal jitter to the generated clock signal in
order to perform jitter tolerance measurements. The bit pattern generator
outputs a 25 Gb/s data signal with a maximum voltage swing of 630 mVpp.
This bit pattern generator is connected directly through the PCB to the input
of the AD-CDR.
For the samplers’ sensitivity measurement (see Section 6.2.3), an arbitrary
waveform generator (Keysight M8195A) was used to generate the input
data, because this instrument allows a finer control of the delay between
the input data and the externally applied clock phases1.
Figure 6.3: The electrical test setup with AD-CDR.
1These externally applied clock phases are test signals and are only necessary for the
measurements of the samplers’ sensitivity and are not used during normal operation.
134 CHAPTER 6
As shown on Fig. 6.3, the recovered clock of the AD-CDR was measured
by directly connecting the output to a sampling scope or spectrum analyzer.
The recovered data was also recorded by connecting the output to an error
analyzer or sampling scope.
6.1.2 Optical Test Setup
The experimental setup shown in Fig. 6.4 is used to perform optical mea-
surements. In this setup, a clock generator creates a 25 GHz clock signal
that provides the necessary timing information for a bit pattern generator.
This pattern generator outputs a 25 Gb/s data signal with a voltage swing
that varies from 300 mVpp to 630 mVpp. Either a Pseudo Random Bit Se-
quence (PRBS) with a length of 29 − 1 (PRBS9) or a user-defined (burst)
packet is generated and applied to a 40 Gb/s LiNbO3 Mach-Zehnder Mod-
ulator (MZM). This MZM modulates the light of a laser with the generated
data. The laser operates at a wavelength of 1550 nm and the output power
is set to 6 dBm.
To mimic realistic Passive Optical Network (PON) applications for the
Clock and Data Recovery (CDR), a 40 Gb/s optical receiver with a RF
bandwidth of 30 GHz is connected back-to-back with the modulator. This
receiver comprises a PIN photo diode and a TransImpedance Amplifier
(TIA), and converts the optical signal back to an electrical data stream. This
data stream is then first amplified before it is applied to the AD-CDR. This
amplifier has a gain of 11 dB and a bandwidth of 67 GHz and is required
to increase the output swing of the optical receiver to about 370 mVpp such
that the CDR can operate correctly. Subsequently, our implemented AD-
CDR recovers the timing information and the data from the input signal.
The recovered clock is observed with a spectrum analyzer, while the re-
covered data is recorded by an error analyzer for the Bit-Error Rate (BER)
measurements, by a sampling scope for the eye diagram measurements and
by a real time scope for the settling time measurements.
Please note that in a complete receiver, an adaptive gain control block is
typically incorporated in the TIA to keep the input swing of the CDR con-
stant during operation [1]. In our measurement setup, this was not needed
because all data is generated by one source.
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6.2 Electrical Tests in Continuous Mode
6.2.1 Functional Tests
First, basic functional tests were performed on our prototype at 3 different
operating frequencies: 25 Gb/s, 20 Gb/s and 12.5 Gb/s. For this, a 231−1
Pseudo Random Bit Sequence (PRBS31) was applied to the input of our
AD-CDR. Note that with this PRBS31 test sequence, the PD output, after
the 16 times subsampling that we have build in our circuit, will contain idle
patterns with a length l equal to 31 (see Section 3.6). Correct recovery of a
PRBS31 sequence proves the robustness against very long idle sequences.
At 25 Gb/s, the CDR core without input and output buffers has a power
consumption of 46 mW of which 11 mW is dissipated by the samplers,
retiming block and subsampling block, 4 mW is consumed by the digital
block and 31 mW is used for the DCO. The power dissipation at 20 Gb/s
and 12.5 Gb/s is respectively 38 mW and 23 mW.
Next a batch of BER measurements was performed. The full data stream is
available as 4 parallel channels at quarter-rate, but due to equipment limi-
tations, we could only do the BER measurement on 1 of the 4 channels at
the same time. All the measurement reported underneath are done in this
configuration.
In a typical measurement the AD-CDR was operated over a time span of
15 minutes and the bit errors over this time frame were collected. These
measurements consistently resulted in an error-free operation of the AD-
CDR at 20 Gb/s and 12.5 Gb/s. At 25 Gb/s a BER of 3.5·10-13 was mea-
sured, well below the error correction capabilities of most applications [2].
In the remainder of this section, the performance of the DCO, the PD
(including the experimental comparison of the conventional and Inverse
Alexander PD) and the AD-CDR are discussed in more detail.
6.2.2 Digitally Controlled Oscillator Operation
The DCO can be driven independently from the other blocks. This allows
to characterize the DCO for different current, coarse tuning and fine tuning
settings.
In Fig. 6.5 the DCO frequency characteristic is shown. The x-axis rep-
resents the 6-bit resistor coarse tuning word concatenated with the 5-bit
integral path fine tuning word and results in 2048 possible configurations.
The measurement was repeated over multiple current settings: ranging from
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Figure 6.5: The free running frequency of the DCO with (a) an overview
the complete frequency range and (b) a detail around 6.25 GHz.
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current setting ‘2’ to ‘15’ (for the lowest current settings the results were
not meaningful). Fig. 6.5 demonstrates that the DCO covers a frequency
range from 2.73 GHz to 8.95 GHz which corresponds to a data rate range
from 10.92 GHz to 35.8 GHz.
A detail of the characteristic around 6.25 GHz, which is the quarter-rate os-
cillation frequency for 25 Gb/s input data, is shown in Fig. 6.5(b). In this
figure the influence of the different settings is more visible: each color/sym-
bol corresponds to different current setting. The different line segments of
the same color have a different coarse tuning value and all frequency points
within a separate line segment have a different fine tuning value.
The DCO was designed such that for every coarse transition, the output fre-
quency range would overlap between the two adjacent settings. If we now
focus on e.g. the rightmost (dark blue) current setting we note that this is
the case for some coarse transition. However for some coarse transitions
there is an undesired frequency gap. This means that for a fixed current set-
ting some oscillation frequencies cannot be generated by changing only the
coarse and fine tuning settings. This issue arises from underestimated par-
asitics. Fortunately, this problem was anticipated and can be circumvented
by using the coarse current tuning. In this way, the desired frequency range
is still completely covered.
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Figure 6.6: The gain of the DCO Kdco at 6.25 GHz.
The measured DCO gain KDCO at 6.25 GHz for the different current set-
tings is shown in Fig. 6.6. The figure shows that KDCO is about 1.7 MHz
per Least Significant Bit (LSB) for high current settings and that KDCO in-
creases to 2.3 MHz per LSB for lower current settings. Clearly, this means
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that the DCO quantization step is very rough. The measurements reported
below are performed for a current setting equal to 12.
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Figure 6.7: The supply sensitivity at 6.25 GHz.
The DCO supply sensitivity at 6.25 GHz is shown in Fig. 6.7. Here, the
supply sensitivity equals 3.3 GHz/V. Due to the high supply sensitivity, the
phase noise of the DCO is degraded: e.g. at a frequency offset of 10 MHz
from the carrier the measured phase noise is equal to−95 dBc/Hz (see dot-
ted line in Fig. 6.11). In post-layout simulation, however, the correspond-
ing phase noise was only −110 dBc/Hz at 10 MHz from the carrier. We
attribute this deterioration to supply noise which leads to excessive phase
noise due to the poor supply sensitivity.
6.2.3 Phase Detector Operation
To determine the performance of the PD, the sensitivity of the samplers is
measured. This sensitivity is defined as the time span in which the input
data is sampled correctly by the samplers. The measurement is performed
by applying an external quarter-rate clock signal together with the input
data to the AD-CDR. For this measurement, a 27-1 Pseudo Random Bit
Sequence (PRBS7) at 25 Gb/s with a rise time of 0.25 UI is applied. The
internal DCO is bypassed such that the data is sampled by the external
clock. By sweeping the time difference between the external clock and the
input data, we could determine the BER for each time difference and the
resulting bathtub curve is shown in Fig. 6.8. The bathtub curve indicates
that a time span of 18.8 ps out of a data period of 40 ps gives a BER below
10-12.
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Figure 6.8: The sensitivity of the PD with a PRBS7 input data at 25 Gb/s.
6.2.4 Comparison Conventional and Inverse Alexander PD
To facilitate the experimental comparison between the conventional and In-
verse Alexander PD, our prototype circuit was designed such that it can be
configured to operate with the conventional as well as the Inverse Alexan-
der PD. This is done by switching the sign of the control loop of the CDR
in the Digital Loop Filter (DLF). Furthermore, the subsample factor N can
be set to 16 (which is the nominal case) or to 32 (which is a test mode). For
these cases comparative BER measurements were performed. A 25 Gb/s
PRBS7 was applied to the CDR and jitter was intentionally applied to the
input data stream. For the jitter, Gaussian pseudo-white noise with a band-
width of 80 MHz (= equipment limit) was used. The jitter level was varied
and the CDR was operated over a long time until a sufficient number of
bit errors were collected to obtain a reasonably accurate estimation of the
bit error rate. The results are summarized in Fig. 6.9. In the interpretation
of the curves it should be noted that at a high jitter level the CDR starts to
occasionally lose synchronism (due to cycle slips). This happened in each
of the considered configurations, but as the figure shows, much earlier for
the conventional PD than for the Inverse PD.
From Fig. 6.9, we can conclude that the BER performance of both the con-
ventional as well as the Inverse Alexander PD degrades when the subsam-
ple factor increases from N = 16 (nominal value) to N = 32 (test case).
For N = 32, the conventional PD was in fact not functional at all. It is
also obvious from the figure that due to subsampling and non-idealities,
the Inverse Alexander PD greatly outperforms the conventional Alexander
PD: if we compare the BER at the same jitter level the improvement is not
measurable but definitely above a factor 105. If we compare the jitter levels
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Figure 6.9: The measured BER for the conventional and the Inverse
Alexander phase detector with a PRBS7 input data sequence at 25 Gb/s: (a)
with a subsample factor N = 16 and (b) with a subsample factor N = 32.
(Digital Loop Filter settings: Kp = 5 and Ki = 2−7).
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where a certain BER occurs, the improvement is about a factor 1.9.
Moreover, the phase noise of the recovered clock is compared between the
conventional and Inverse Alexander phase detector for different subsam-
ple factors (Fig. 6.10). In all cases, a PRBS31 data sequence at 25 Gb/s
was applied to the input of the CDR and the digital loop filter parameters
were held constant. As predicted in Section 4.2.1, the Inverse Alexander
phase detector will introduce less noise which leads to smaller phase noise
compared to the conventional Alexander phase detector for the same sub-
sample factor. However when the subsample factor is doubled, additionally
aliasing effects occur which increases the in-band phase noise with approxi-
mately 3 dB for both the conventional and Inverse Alexander phase detector
(Section 3.5.2).
10 4 10 5 10 6 10 7 10 8 10 9
-140
-135
-130
-125
-120
-115
-110
-105
-100
-95
-90
Figure 6.10: The phase noise of the recovered clock with a PRBS31 in-
put data sequence at 25 Gb/s: Comparison between Alexander and Inverse
Alexander PD for different subsample factors (i.e. N = 16 and N = 32).
(Digital Loop Filter settings: Kp = 5 and Ki = 2−7).
6.2.5 All-Digital Clock and Data Recovery Operation
For the final continuous mode electrical AD-CDR operation measurements,
the standard operation mode (with Inverse Alexander PD and subsample
factor N=16) was again selected.
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Figure 6.11: The phase noise of the recovered clock with a PRBS31 input
data sequence at 25 Gb/s: Sweep Kp.
The closed loop phase noise of the recovered clock for different gain set-
tings is shown in Fig. 6.11 next to the phase noise of the free running os-
cillator. Here, a PRBS31 data sequence at 25 Gb/s is applied to input of
the AD-CDR and the phase noise of the quarter-rate recovered clock is cap-
tured. The figure shows that increasing the proportional gain Kp, increases
the bandwidth of the AD-CDR. This will directly reduce the settling time
of the AD-CDR during burst mode operation. However, there is less jitter
rejection. Another aspect of Fig. 6.11 is that peaking starts to occur when
the ratio of the proportional gain Kp and integral gain Ki decreases. Fur-
thermore, the figure also shows that outside the loop bandwidth, the phase
noise of the closed loop system approximates the phase noise of the free
running clock.
The phase noise measurement of the recovered clock with DLF settings
Kp = 5 and Ki = 2−7 is compared in Fig. 6.12 to the corresponding sim-
ulation and Linear Time-Variant (LTV) analysis result (discussed in Sec-
tion 3.7.2). The figure shows that although the AD-CDR is a very complex
system, the phase domain simulation and calculation have a good matching
with the measurement result. Still, there are some discrepancies between
the two curves because the phase domain model is an approximation of
voltage domain AD-CDR.
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Figure 6.12: The comparison of the measured phase noise of the recovered
clock with the simulated and calculated result of Section 3.7.2. (Digital
Loop Filter settings: Kp = 5 and Ki = 2−7).
In the time domain, the closed loop phase noise was measured as 1.455 ps
RMS jitter on the recovered clock as shown in Fig. 6.13(a). Additionally,
the corresponding measured eye diagram of the recovered data is depicted
in Fig. 6.13(b). The RMS jitter is approximately 3.71 ps.
The capture range of the AD-CDR was also measured and is equal to
248 MHz. This corresponds to the tuning range in normal operation and
is sufficiently large to allow correct operation from an initial calibration
that aligns the DCO frequency within± 30 MHz of the desired quarter-rate
frequency.
Moreover, the jitter tolerance of the AD-CDR is shown in Figs. 6.14 (a) and
(b) for different proportional gains Kp and integral gains Ki, respectively.
On both figures, the Synchronous Digital Hierarchy (SDH) Synchronous
Transport Module (STM)-256 jitter tolerance mask and the jitter tolerance
of [8] and [9] are added for comparison. These jitter tolerance curves are
measured by applying a PRBS7 input data sequence at 25 Gb/s with si-
nusoidal jitter. Each measurement is obtained by increasing the jitter level
until the BER becomes > 10-12. As shown on the figures, the jitter toler-
ance curves can be widely tuned by adapting the digital loop parameters.
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(a)
(b)
Figure 6.13: Persistence plots of (a) the recovered (differential) clock (jit-
ter < 1.5 psrms) and (b) the recovered data (jitter ≈ 3.71 psrms).
146 CHAPTER 6
10 1 10 2 10 3 10 4 10 5 10 6 10 7 10 8
10 -1
10 0
10 1
10 2
10 3
10 4
10 5
10 6
(a)
10 1 10 2 10 3 10 4 10 5 10 6 10 7 10 8
10 -1
10 0
10 1
10 2
10 3
10 4
10 5
10 6
(b)
Figure 6.14: The jitter tolerance with a PRBS7 input data sequence at
25 Gb/s: (a) Sweep Kp and (b) Sweep Ki.
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E.g. the jitter tolerance can easily be set such that it satisfies the STM-256
mask and exceeds the jitter tolerance of [8] and [9]. Please note that for the
lower jitter frequencies, the jitter tolerance is better than indicated on the
figures, since the highest jitter level that our equipment can generate still
leads to a BER that is better than 10-12.
All continuous mode, electrical test measurements of the AD-CDR are
summarized in Table 6.1, which also shows a comparison with the state-
of-the-art of digital CDRs. This summary shows that our design occupies
the smallest area and has the highest power efficiency. Although the per-
formance of the DCO is modest and the phase noise and the jitter of the
recovered clock are higher than prior work, only our work and [9] satisfy
the STM-265 jitter tolerance mask as shown in Fig. 6.14. Finally, apart
from [5] and [7] which have the unattractive requirement that they need a
tunable, high-quality, multi-gigahertz frequency reference clock, our design
has the highest relative frequency range for digital CDRs.
6.2.6 Describing Function Stability Verification
To evaluate the stability of the designed AD-CDR, the amount of noise at
the input of the CDR that is needed to quench a limit cycle is determined.
That is, the value of the threshold RMS input jitter σin,th (Section 3.3) is
calculated and is compared to the applied noise at the input of the AD-CDR,
which is extracted from the phase noise measurement.
First, the equations derived in Section 3.3 are adapted to the case of the
Digital Loop Filter (Eq. (4.1)) used in this design. The discrete-time trans-
fer function of the DLF is converted to a continuous-time transfer function
using the Impulse-Invariant transformation method:
HDLF (s) =L
{Z−1 {HDLF (z)}}
=L
{
Z−1
{
Kp z
−DKp +Ki
z−DKi
1− z−1
}}
≈Kp exp
(−sDKpTdig)+ KisTdig exp (−s (DKi − 0.5)Tdig)
(6.1)
where Kp and Ki are the respective gains of the proportional path and in-
tegral path, and DKp = 2 and DKi = 9 are the corresponding delays.
Tdig =
1
fdig
= 11.5625GHz represents the sampling period of the DLF.
The approximated continuous-time transfer function of the DLF is then
combined with the transfer function of the DCO Hdco(s) to constitute the
EXPERIMENTAL RESULTS 149
transfer function of the linear block G(s). Note that for DLF settings
Kp = 5 and Ki = 2−7, and DCO gain Kdco = 2pi · 1.8 MHz/LSB, the
frequency of the zero in the transfer function HDLF is assumed to be suf-
ficiently smaller than the unity gain frequency. This way the zero has little
effect and can be neglected in the further calculations. The transfer function
of the linear block G(s) is then given by:
G(s) = HDLF (s) Hdco(s)
≈Kp exp
(−sDKpTdig) Kdcos (6.2)
Now, the oscillation frequency ωs, the maximum amplitude of the limit
cycle Ae,max and the threshold RMS input jitter σin,th can be calculated by
using Eqs. (3.25),(3.27) and (3.31), respectively. The transfer function of
the linear block G(s) (Eq. (6.2)) is substituted into these three equations,
which result in:
ωs =
pi
2
1
DKpTdig
= 1.2 Grad/s (6.3)
Ae,max =
4α
pi
KpKdco
ωs
= 30 mrad (6.4)
σin,th =
1
2
√
pi
2
Ae,max = 19 mrad (6.5)
From these results, we can conclude that if the amount of applied input
noise is higher than 19 mrad, there will be no limit cycle. Alternatively, if
the amount of input noise is less, a limit cycle with an oscillation frequency
of 1.2 Grad/s and an very small amplitude of 30 mrad will occur.
The occurrence of a limit cycle is verified by calculating the applied input
noise from the phase noise measurements. This is done by first determining
the describing function gain of the BB-PD Kn. In Fig. 6.11, the bandwidth
ωc with DLF settings Kp = 5 and Ki = 2−7 is approximately 2pi·30 MHz.
The linearized closed loop transfer functionH of the Linear Time-Invariant
(LTI) model (Fig. 3.4) evaluated at frequency ωc is given by:
H
∣∣∣∣
ω=ωc
=
T
1 + T
∣∣∣∣
ω=ωc
=
1
2
(6.6)
⇔T
∣∣∣∣
ω=ωc
= KnKp
Kdco
ωc
= 1
⇔Kn = 1
Kp
ωc
Kdco
= 3.3
(6.7)
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where H , T and Kdco represent the closed loop transfer function, the loop
gain and the gain of the DCO, respectively.
Using Eq. (3.29), the applied input noise can be calculated as:
σin ≈
√
2
pi
α
Kn
= 0.12 rad (6.8)
The calculated input noise is more than 4 times larger than the threshold
RMS input jitter σin,th. Therefore, there is sufficient input noise present
at the input to quench a limit cycle in the AD-CDR, resulting in a stable
AD-CDR circuit.
6.3 Electrical Setup Tests in Burst Mode
To evaluate the burst mode performance of the AD-CDR, 25 Gb/s pack-
ets starting with a “1010. . . ” preamble are used. Because all the packets
are generated from the same source (Fig. 6.3), a sufficiently long gap is re-
quired between two consecutive packets to ensure the AD-CDR is no longer
in lock with the generator.
This is illustrated with two packets with a gap size of 10 ns and 41 ns shown
in Fig. 6.15 and Fig. 6.16 respectively. The top waveform displays an in-
stantaneous sampled output stream, while the bottom row shows a persis-
tence mode view of the output which superimposes multiple waveforms on
the same view. It is clear that with a gap of 10 ns the CDR remains in lock,
while after 41 ns the CDR is out-of-lock. To ensure random phases of the
incoming data with respect to the DCO of the CDR, a gap size of 5.2 µs
was employed during the measurements. Of course, this is only necessary
to stress the device during experiments. In practice, the gap size can be
made arbitrary small.
6.3.1 Frame Structure
In order to measure the settling time of the AD-CDR, a long preamble se-
quence was added in front of the packet. Because the input data is internally
demultiplexed into four quarter-rate streams, it is very easy to observe the
settling at the output of the device using a real-time oscilloscope: When
the “1010. . . ” preamble is demultiplexed by four, the output should stay
either low or high. If any transition occurs during this preamble, an error
has occurred. The number of transitions at the beginning of the packet in-
dicates how many packets are received: the phase of the incoming packet
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Figure 6.15: A packet in electrical burst mode measurements with a short
gap (10.25 ns).
Figure 6.16: A packet in electrical burst mode measurements with a long
gap (41 ns).
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Figure 6.17: The frame structure: the outputs will stay either low or high
during the preamble time when the CDR is settled.
Figure 6.18: A captured 6.25 Gb/s output stream in electrical burst mode
measurements.
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is distributed randomly, as a result, there is an equal chance of receiving a
1 or 0 signal.
The packet structure and the demultiplexed output is schematically illus-
trated in Fig. 6.17. The packet consists of a 214 bit (≈16 kbit) preamble,
a 16 bit long delimiter used to align the 4 output datastreams and a 220 bit
(≈ 1 Mbit) payload. The gap between two packets is 217 bit (≈100 kbit)
which results in 5.2 µs. A captured output packet is shown in Fig. 6.18.
The long preamble length was only used to verify no errors occur during
burst mode operation after settling. In practice, the preamble length can be
limited to the worst-case settling time.
6.3.2 Settling Time
The AD-CDR aligns the phase of its recovered clock using a wide-band
PLL structure. Because this is a closed loop system, the settling time is
strongly related to its bandwidth. Additionally, the settling time also de-
pends on the relative phase of incoming data stream and on the phase noise
generated by the DCO. As a result, part of the settling time is deterministic,
while it also has a stochastic component.
The settling time of the AD-CDR is measured by recording when a tran-
sition occurs in the subsampled preamble at the output of the AD-CDR.
Fig. 6.19 shows a maximally observed settling time of 35 ns after transmis-
sion of 2 million packets.
Figure 6.19: The AD-CDR is always in lock after 35 ns for 2 million pack-
ets with setting Kp = 7 and Ki = 2-9.
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6.4 Optical Setup Tests in Continuous Mode
6.4.1 Functional Tests
For the optical setup tests, the power consumption and error-free operation
were evaluated in continuous mode. A 25 Gb/s PRBS9 input sequence
was generated by the bit pattern generator. The corresponding eye diagram
at the input of the AD-CDR is given by Fig. 6.20 and has an amplitude of
370 mVpp and a RMS jitter of 2.6 ps. Due to the conversion to and from the
optical domain, additional noise and jitter are introduced which deteriorate
the desired signal.
We performed consistent measurements which showed that our AD-CDR
is able to work error-free over more than 15 min, while consuming only
46 mW. Error-free operation is verified by analyzing one of the quarter-
rate outputs with the use of a BER-tester. Additionally, the eye diagram of
the CDR’s output is shown in Fig. 6.21. The jitter at the output of the CDR
is 3.73 psRMS.
Figure 6.20: The eye diagram of the input signal of the CDR (PRBS9 @
25 Gb/s).
6.4.2 Phase Noise
Next, the phase noise of the quarter-rate recovered clock was measured and
is depicted in Fig. 6.22. For this measurement, the proportional gain Kp
and the integral gain Ki of the digital loop filter were set to 5 and 2−7,
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Figure 6.21: The eye diagram of one of the quarter-rate outputs of the CDR
(@ 6.25 Gb/s).
respectively. A higher proportional gain would further increase the band-
width which will lead to a faster settling time. However, the input jitter
would be less suppressed and this will result in the occurrence of bit er-
rors. The integral gain is set sufficiently smaller than the proportional gain
to avoid instability. This value cannot be too small, because we need suffi-
ciently high gain to reduce any frequency error to zero. Fig. 6.22 shows that
the CDR with our settings has a large 3 dB loop bandwidth (≈ 75 MHz),
which directly reduces the settling time of the AD-CDR during burst mode
operation. The figure also illustrates that many spurs are present in the
phase noise of the DCO. These spurs originate from the finite length of the
PRBS9 sequence and frequency of the fundamental spur can be determined
by:
fspur =
fdata
N
· 1
length(PRBS9)
=
25 GHz
16
1
511
= 3.057 MHz (6.9)
where fspur is the frequency offset of the spur, fdata is the clock frequency
of the input data,N is the subsample factor and length(PRBS9) is the period
of the PRBS9 sequence.
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Figure 6.22: The phase noise of the quarter-rate recovered clock of the AD-
CDR for a PRBS9 input data sequence at 25 Gb/s (Kp = 5, Ki = 2−7).
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Figure 6.23: The BER as a function of the voltage swing at the input of the
AD-CDR.
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6.4.3 Input Sensitivity
Moreover, the input sensitivity of the CDR was also determined. Fig. 6.23
illustrates the obtained bit error rate when the amplitude at the input of the
CDR is varied. A BER lower than 10−12 is reached when the input am-
plitude of the CDR is larger than 300 mVpp. For all subsequent measure-
ments, the signal amplitude at the input of the CDR was set to 370 mVpp.
6.5 Optical Link Tests in Burst Mode
Similarly to the electrical tests in burst mode, a sufficiently long gap is
required between two consecutive packets to ensure the CDR is no longer
in lock with the generator.
Fig. 6.24 shows two packets with a gap size of 10 ns, the two packets in
Fig. 6.25 have a gap size of 41 ns. As was the case with the electrical
burst mode tests, the CDR remains in lock with a gap of 10 ns, while a
four times larger gap brings the CDR out-of-lock. For the remainder of
the measurements the gap size is increased four times to 164 ns to ensure
random phases of the incoming data with respect to the DCO of the CDR.
This gap size is smaller than for the electrical burst mode measurements
and cannot be further increased because we are limited by the use of a
commercially available AC-coupled amplifier in our setup: any increase
in the gap length will cause the DC level at the input of the CDR to drift
during an idle phase.
For the measurement of the settling time of the AD-CDR in the optical
setup, the packet structure for the electrical burst mode tests is used (Fig. 6.17).
Due to the demultiplexing, this packet structure makes it very easy to ob-
serve the settling at the output of the device using a real-time oscilloscope.
A captured output packet with the optical link setup is shown in Fig. 6.26.
The settling time of the AD-CDR is measured by recording when a tran-
sition occurs in the subsampled preamble at the output of the AD-CDR
(Fig. 6.27). Nearly always, the CDR is able to lock on the data with very
short settling times: it is observed that 99.9 % of the transitions occur within
a settling time that is smaller than 20 ns. After capturing 2 million packets,
the worst case settling time was 37.5 ns.
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Figure 6.24: A packet in optical burst mode measurements with a short gap
(10.25 ns).
Figure 6.25: A packet in optical burst mode measurements with a long gap
(41 ns).
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Figure 6.26: A captured 6.25 Gb/s output stream in optical burst mode
measurements.
Figure 6.27: The AD-CDR is always in lock after 37.5 ns for 2 million
packets with setting Kp = 5 and Ki = 2-7.
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7
Conclusion and Future Work
7.1 Conclusion
This dissertation presents low-power subsampling All-Digital Clock and
Data Recovery (AD-CDR) techniques for multi-gigabit Passive Optical Net-
works (PONs) in order to face the various challenges of future multi-gigabit
PONs. These techniques are the result of the research conducted to replace
the bulky and power hungry charge pump loop filter by a Digital Loop Filter
(DLF) which has many advantages in a Clock and Data Recovery circuit.
The state-of-the-art Clock and Data Recovery (CDR) circuits are intro-
duced in Chapter 2 and the three main challenges that prevent the full in-
tegration of digital Phase Locked Loop (PLL) techniques in a CDR are
identified.
The first challenge is that the implementation of an automatically synthe-
sized and place & routed design of the DLF requires a reduction of the
operation speed of the DLF. In this work, this challenge is tackled by using
subsampling instead of demultiplexing. This avoids the requirement of a
huge amount of high speed parallel samplers and a complex signal process-
ing block to process the high-speed input data. Consequently, the power
consumption and chip area of the CDR are reduced.
Second, due to subsampling, the CDR loses phase information which is
needed to adjust the recovered clock such that the phase error is reduced. To
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maintain a correct operation of the CDR, the Inverse Alexander Bang-Bang
Phase Detector (BB-PD) – an improved BB-PD – was proposed by invert-
ing the sign of the Alexander BB-PD. With this minimal effort, the Inverse
Alexander Phase Detector (PD) has all the advantages of an Alexander PD
while improving the Bit-Error Rate (BER) in simulation with a factor 10
to 20 in the situation that the CDR uses subsampling (N = 4) in the PD
(Chapter 4). The improvement of the Inverse Alexander PD over the con-
ventional Alexander PD is also confirmed during the measurement with a
subsample factor N = 16 (Chapter 6): at a same jitter level, the improve-
ment in BER is over a factor of 105 or alternatively, for the same BER, the
jitter level that can be tolerated is a factor 1.9 higher.
The third challenge is the non-linear operation of a BB-PD which highly
complicate the analysis of the CDR. Therefore, first the stability and then
the influence of noise on the BB-CDR operation is investigated using de-
scribing function techniques (Chapter 3). The results of this mathematical
method were found to exhibit very good matching with time domain sim-
ulations. In particular, the occurrence and the amplitude of a limit cycle
is determined as a function of the input noise level. Our analysis allows
to calculate the worst case amplitude of a limit cycle and to determine the
minimal amount of noise necessary to avoid limit cycling as a function of
the different CDR loop parameters. For this, the simple analytical approx-
imations of Eqs. (3.25), (3.28) and (3.31) were found, which can be used
for a fast assessment of the limit cycle sensitivity of a BB-CDR. Based on
our analysis, it appears that in most CDR systems, there is sufficient noise
present to avoid limit cycling. Even in the case that the input jitter level
is too small to avoid limit cycling, it is still likely that the amplitude of
the limit cycle will be small enough to allow a correct data recovery opera-
tion. However, in this case the recovered clock will contain significant jitter
peaking, which may be unacceptable. The most dangerous situation occurs
when the CDR loop filter has a large delay and a high linear gain.
This chapter is extended with the Linear Time-Variant (LTV) analysis and
simulation of the complete and subsampled AD-CDR system. By combin-
ing the describing function gain extracted from the simulation results and
the LTV analysis, a breakdown of the influences from the different noise
sources in the system is obtained. The LTV analysis closely matches the
simulation results and gives a lot of insight in the behavior of the AD-CDR.
The results show, for example, that the contribution of the LTV component
is negligible in our design. Although the phase domain model is still an ap-
proximation of the behavior of the voltage domain signals, the simulation
results shows a good matching with the measurement results.
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The combination of the solutions of these challenges resulted in an AD-
CDR Application Specific Integrated Circuit (ASIC) implemented in a 40
nm Low Power CMOS technology (Chapter 5). It can operate in a very
wide range of data speeds (from 12.5 Gb/s to 25 Gb/s). The CDR takes
in the high-speed data and recovers a quarter-rate clock and demuliplexes
the recovered data into 4 parallel data streams. A ring oscillator generates 8
equally spaced quarter-rate clock phases, and provides the necessary timing
resolution for an Inverse Alexander phase detector, which captures the re-
covered data and sends Early/Late signal to the automatically-synthesized
digital loop filter.
A key enabling element of the presented design is the use of extensive sub-
sampling together with the Inverse Alexander phase detector to reduce the
operating speed of the synthesized digital logic and still guarantee good
operation of the CDR. By avoiding parallel structures, this simplifies the
design, reduces the active die area and decreases the power consumption.
The resulting AD-CDR core consumes only 46 mW at 25 Gb/s and 23 mW
at 12.5 Gb/s and has an area of 0.050 mm2. Compared to the state-of-the-
art, my design has the best power efficiency and occupies the smallest area.
The implemented CDR is also highly tunable which results in the highest
relative operation frequency range for digital CDRs. Additionally, the jitter
tolerance specifications for SDH STM-256 are satisfied.
Thanks to large bandwidth which can be obtained by adjusting the DLF,
this AD-CDR is also very suitable for burst mode operation. As a result,
our design is the first 25 Gb/s AD-CDR circuit working in burst mode op-
eration. After capturing 2 million packets, a settling time of 35 ns or less
is obtained for the measurements with an electrical setup, while the worst
case settling time for the measurements with an optical setup was 37.5 ns.
Note that our CDR does not require a reference clock nor a start-of-burst
signal.
7.2 Future Work
7.2.1 Possible Improvements
A first step to further improve the power efficiency and operation of the AD-
CDR would be to explore new implementations or topologies for the Dig-
itally Controlled Oscillator (DCO). The performance of the currently used
DCO is modest and the phase noise and the jitter of the recovered clock are
higher than prior work. Therefore, more research is required to determine
the fundamental trade-offs relating power consumption, jitter generation,
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resolution and amount of phases in ring oscillators. The different jitter gen-
erating mechanisms need to be analyzed and methods to minimize them
should be proposed. This way, an improved multi-phase ring oscillator can
be designed for the use in an AD-CDR application.
Alternatively, other topologies of DCOs should also be investigated. LC-
oscillators typically have a much lower power consumption and generate
less phase noise than ring oscillators. Therefore, it is suggested to investi-
gate the effects on the AD-CDR performance when a LC-oscillator is used
as DCO.
7.2.2 Additional Functionalities
Due to the non-linearity of the BB-PD in the AD-CDR, the loop gain and
consequently the bandwidth depend on the amount of jitter present at the
input of the phase detector (as discussed in Chapter 3). In literature [1–3],
adaptive gain control is used to compensate the bandwidth variations aris-
ing due to fluctuations of the input jitter level. This technique also compen-
sates for the bandwidth variations caused by changes of the loop parameters
that originate from process, voltage and temperature variations. Further re-
search could be conducted to determine the effectiveness of this adaptive
gain control in an AD-CDR.
Furthermore, it is recommended that further research be undertaken in the
area of adaptive bandwidth control during burst mode operation. This way,
classical trade-offs between different system parameters such as bandwidth
and lock time, can be relaxed by (digitally) detecting in which state the AD-
CDR is, and selecting the appropriate filter coefficients. The AD-CDR can
easily be extended by incorporating an on-the-fly adaptation of the DLF’s
coefficients. This paves the way for independent optimization of the differ-
ent system parameters with greatly improved overall performance in burst
mode operation.
Future research might also explore the implementation of the BiPON- or
even CBi-PON-protocol [4, 5] in an AD-CDR to reduce the power con-
sumption of the optical network on a hierarchical level.
7.2.3 Higher Data Rates
Undoubtedly, next generations should support ever higher data rates. The
limiting factor will again be the operation speed of the DLF. One way to
cope with this is to go to smaller CMOS technology nodes, which can op-
erate at higher speeds.
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Alternatively, demultiplexing or additional subsampling should be used in
the DLF to reduce the operating speed. However, care should be taken
such that a correct operation is maintained when long Consecutive Identical
Digits (CID) sequences are present.
A greater focus on multilevel modulation formats (e.g. 4-level Pulse- Am-
plitude Modulation (PAM-4)) could produce interesting findings. By ex-
tending the phase detector such that more logic levels and their transitions
can be detected, higher data rates can be achieved for a same baud rate.
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Part IV
Appendix

A
LTV Analysis Calculations
This section describes the calculations of the Linear Time-Variant (LTV)
analysis of the All-Digital Clock and Data Recovery (AD-CDR) model
given by Fig.3.19(b). All symbols are defined in Table 3.1.
The output phase of the AD-CDR is given as follows:
φ∗out,n(ω) = HDCO(ω)
[
φ∗dco(ω)+
HN (ω)
(
HDLF (Nω)T˜W (Nω)
)]
(A.1)
As shown by Fig.3.19(b), T˜W is the effectively subsampled T̂W and their
spectrums are described by [1, 2]:
T˜W (Nω) =
1
N
N−1∑
n=0
T̂W
(
ω − n2pi
N
)
(A.2)
T̂W (ω) = Kn
(
φ∗in(ω)− φ∗out,n(ω)
)
(A.3)
After placing Eqs. (A.2) and (A.3) in Eq. (A.1), φ∗out,n becomes:
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φ∗out,n(ω) = HDCO(ω)φ
∗
dco(ω)
+HDCO(ω)HN (ω)HDLF (Nω)
1
N
N−1∑
n=0
φ∗q
(
ω − n2pi
N
)
+HDCO(ω)HN (ω)HDLF (Nω)
Kn
N
N−1∑
n=0
φ∗in
(
ω − n2pi
N
)
−HDCO(ω)HN (ω)HDLF (Nω)Kn
N
N−1∑
n=0
φ∗out,n
(
ω − n2pi
N
)
(A.4)
The sum of the last term of Eq. (A.4) can be split into two parts:
N−1∑
n=0
φ∗out,n
(
ω − n2pi
N
)
= φ∗out,n(ω) +
N−1∑
n=1
φ∗out,n
(
ω − n2pi
N
)
(A.5)
Furthermore, the following relations are defined:
Σφ∗out,n(ω) =
N−1∑
n=1
φ∗out,n
(
ω − n2pi
N
)
(A.6)
T (ω) = HDCO(ω)HN (ω)HDLF (Nω)
Kn
N
(A.7)
Hn,dco(ω) =
HDCO(ω)
1 + T (ω)
(A.8)
Halias(ω) =
T (ω)
1 + T (ω)
(A.9)
where T (ω) is loop gain of the AD-CDR loop, Hn,dco(ω) is a high-pass
transfer function seen by the Digitally Controlled Oscillator (DCO) phase
noise and Halias(ω) is a low-pass transfer function seen by the sum of the
images of the output phase spectrum Σφ∗out,n(ω) and seen by the sum of the
of the images of the input phase spectrum.
Using Eqs. (A.4)-(A.9), φ∗out,n can now be written in the compressed form:
φ∗out,n(ω) = φ
∗
out,lti(ω)−Halias(ω)Σφ∗out,n(ω) (A.10)
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where φ∗out,lti is given by:
φ∗out,n(ω) = Hn,dco(ω) φ
∗
dco(ω)
+
1
Kn
Halias(ω)
N−1∑
n=0
φ∗q
(
ω − n2pi
N
)
+Halias(ω)
N−1∑
n=0
φ∗in
(
ω − n2pi
N
)
(A.11)
This term reflects the output phase spectrum that is predicted after tradi-
tional Linear Time-Invariant (LTI) analysis of the discrete-time multirate
AD-CDR model in Fig. 3.19(b).
The procedure to solve Eq. (A.10) is similar to the procedure followed in [3]
and results in:
φ∗out,n(ω) ' φout,lti(ω)−Halias(ω)
N−1∑
n=1
A
(
ω − n2pi
N
)
φ∗out,lti
(
ω − n2pi
N
)
(A.12)
with
A(ω) =
1
1−Halias(ω) = 1 + T (ω) (A.13)
Based on Eq. (A.12), the power spectral density of the AD-CDR output
phase for uncorrelated noise sources is obtained as:
Sφ∗out,n(ω) ' Sφ∗out,lti(ω)
− |Halias(ω)|2
N−1∑
n=1
∣∣∣∣A(ω − n2piN
) ∣∣∣∣2Sφ∗out,lti (ω − n2piN
)
(A.14)
where
Sφ∗out,lti(ω) = |Hn,dco(ω)|2Sφ∗DCO(ω)
+N
∣∣∣∣Halias(ω)Kn
∣∣∣∣2 Sφ∗q (ω)
+N |Halias(ω)|2Sφ∗in(ω) (A.15)
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